900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf






PhaseLink Corporation

PLL102-15 Datasheet Preview

PLL102-15 Datasheet

Low Skew Output Buffer

No Preview Available !

PLL102-15
Low Skew Output Buffer
FEATURES
PIN CONFIGURATION
Frequency range 25 ~ 60MHz.
Internal phase locked loop will allow spread spec-
trum modulation on reference clock to pass to the
outputs (up to 33kHz SST modulation).
Zero input - output delay.
Less than 700 ps device - device skew.
Less than 250 ps skew between outputs.
www.DataSheet4U.Lcoemss than 200 ps cycle - cycle jitter.
Output Enable function tri-state outputs.
3.3V operation.
Available in 8 -Pin 150mil SOIC.
DESCRIPTIONS
VDD
CLK1
CLKOUT
GND
1
2
3
4
8 N/C
7 CLK3
6 CLK2
5 REF_IN
Remark
If REF_IN clock is stopped for more than 10us after it has already been
provided to the chip, and after power-up, the output clocks will
disappear. In that instance, a full power-up reset is required in order
to reactivate the output clocks.
The PLL102 -15 is a high performance, low skew, low
jitter zero delay buffer designed to distribute high
speed clocks and is available in 8 -pin SOIC or TSSOP
package. It has four outputs that are synchronized with
the input. The synchronization is established via
CLKOUT feedback to the input of the PLL. Since the
skew b etween the input and outpu t is less than ±350
ps, the device acts as a zero delay buffer.
BLOCK DIAGRAM
REF_IN
PLL
CLKOUT
CLK1
CLK2
CLK3
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
Rev 05/06/03 Page 1




PhaseLink Corporation

PLL102-15 Datasheet Preview

PLL102-15 Datasheet

Low Skew Output Buffer

No Preview Available !

PLL102-15
Low Skew Output Buffer
PIN DESCRIPTIONS
Name
Number Type
Description
VDD
CLK13
CLKOUT 3
GND
www.DataSheet4U.cRoEmF _ I N 2
CLK23
CLK33
NC
1 P 3.3V Power Supply.
2 O Buffered clock output.
3 O Buffered clock output. Internal feed back on this pin.
4 P Ground.
5
I
Input reference frequency. Spread spectrum modulation on this signal will be
passed to the output (up to 33kHz SST modulation).
6 O Buffered clock output.
7 O Buffered clock output.
8 - No connection.
Notes: 2: Weak pull-down. 3: Weak pull -down on all outputs.
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
Rev 05/06/03 Page 2


Part Number PLL102-15
Description Low Skew Output Buffer
Maker PhaseLink Corporation
Total Page 8 Pages
PDF Download

PLL102-15 Datasheet PDF

View PDF for Mobile








Similar Datasheet

1 PLL102-10 Low Skew Output Buffer
PhaseLink Corporation
2 PLL102-108 Programmable DDR Zero Delay Clock Driver
PhaseLink Corporation
3 PLL102-109 Programmable DDR Zero Delay Clock Driver
PhaseLink Corporation
4 PLL102-15 Low Skew Output Buffer
PhaseLink Corporation





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z

Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy