PLL102-108 driver equivalent, programmable ddr zero delay clock driver.
PLL clock distribution optimized for Double Data Rate SDRAM application up to 266Mhz.
* Distributes one clock Input to one bank of ten differential outputs.
* Tra.
The PLL102-108 is a zero delay buffer that distributes a single-ended clock input to ten pairs of differential clock outputs and one feedback clock output. Output signal duty cycles are adjusted to 50%, independent of the duty cycle at CLK_INT. The .
Image gallery
TAGS
Download