NB7L1008M - a high performance differential 1:8 Clock/Data fanout buffer

Description

fanout buffer.

The NB7L1008M produces eight identical output copies of Clock or Data operating up to 6 GHz or 10.7 Gb/s, respectively.

Features

Input Data Rate > 12 Gb/s Typical.
Data Dependent Jitter < 20 ps.
Maximum Input Clock Frequency > 8 GHz Typical.
Random Clock Jitter < 0.8 ps RMS.
Low Skew 1:8 CML Outputs, < 25 ps max.
Multi.
Level Inputs, accepts LVPECL, CML, LVDS.
160 ps Typical Propagation Delay.
45 ps Typical Rise and Fall Times.
Differential CML Outputs, 400 mV Peak.
to.
Peak, Typical.
Operating Range: VCC = 2.37.

ON Semiconductor

📥 Download Datasheet

Datasheet Details

Part number	NB7L1008M
Manufacturer	ON Semiconductor
File Size	223.81 KB
Description	a high performance differential 1:8 Clock/Data fanout buffer
Datasheet	NB7L1008M Datasheet
Additional preview pages of the NB7L1008M datasheet.

📁 Similar Datasheet

NB7200GM - 2-cell Li-ion Battery Protection (Nisshinbo)
NB7232 - Fully compatible with earlier (ETC)

Other Datasheets by ON Semiconductor

NB7L1008 - 2.5V / 3.3V 1:8 LVPECL Fanout Buffer
NB7L111M - 6.125Gb/s 1:10 Differential Clock/Data Driver
NB7L11M - 2.5V/3.3V Differential 1:2 Clock/Data Fanout Buffer/ Translator
NB7L14 - 2.5V / 3.3V 7GHz/10Gbps Differential 1:4 LVPECL Fanout Buffer
NB7L14M - Differential 1:4 Clock/Data Fanout Buffer/Translator
NB7L216 - High Gain Receiver/Buffer/Translator
NB7L32M - Clock Divider w/CML Output and Internal Termination
NB7L572 - 2.5 V / 3.3 V Differential 4:1 Mux Input To 1:2 LVPECL Clock/Data Fanout/Translator

Full PDF Text Transcription

Click to expand full text

2.5 V/3.3 V 1:8 CML Fanout Multi−Level Inputs w/ Internal Termination NB7L1008M Description The NB7L1008M is a high performance differential 1:8 Clock/Data fanout buffer. The NB7L1008M produces eight identical output copies of Clock or Data operating up to 6 GHz or 10.7 Gb/s, respectively. As such, the NB7L1008M is ideal for SONET, GigE, Fiber Channel, Backplane and other Clock/Data distribution applications. The differential inputs incorporate internal 50 W termination resistors that are accessed through the VT pin. This feature allows the NB7L1008M to accept various logic standards, such as LVPECL, CML, LVDS, LVCMOS or LVTTL logic levels. The VREFAC reference output can be used to rebias capacitor−coupled differential or single−ended input signals.

Published: Feb 11, 2010 |