FIN1002 Datasheet PDF (High-Speed Differential Reciever)

FIN1002 - High-Speed Differential Reciever

Description

This single receiver is designed for high

utilizing Low Voltage Differential Signaling (LVDS) technology.

The receiver translates LVDS levels, with a typical differential input threshold of 100 mV, to LVTTL signal levels.

Features

Greater than 400 Mbs Data Rate.
3.3 V Power Supply Operation.
0.4 ns Maximum Pulse Skew.
2.5 ns Maximum Propagation Delay.
Bus Pin ESD (HBM) Protection Exceeds 10 kV.
Power.
Off, Over.
voltage Tolerant Input and Output.
Fail.
safe Protection for open.
circuit and Non.
driven, Shorted, or Terminated Conditions.
High.
impedance Output at VCC < 1.5 V.
Meets or exceeds TIA/EIA.

Datasheet Details

Part number	FIN1002
Manufacturer	onsemi
File Size	226.10 KB
Description	High-Speed Differential Reciever
Datasheet	FIN1002 Datasheet
Additional preview pages of the FIN1002 datasheet.

📁 Similar Datasheet

FIN1002 - LVDS 1-Bit High Speed Differential Receiver (Fairchild Semiconductor)

FIN1001 - 3.3V LVDS 1-Bit High Speed Differential Driver (Fairchild Semiconductor)

FIN1017 - 3.3V LVDS 1-Bit High Speed Differential Driver (Fairchild Semiconductor)

FIN1018 - 3.3V LVDS 1-Bit High Speed Differential Receiver (Fairchild Semiconductor)

FIN1019 - 3.3V LVDS High Speed Differential Driver/Receiver (Fairchild Semiconductor)

FIN1022 - 2 X 2 LVDS High Speed Crosspoint Switch (Fairchild Semiconductor)

FIN1025 - 3.3V LVDS 2-Bit High Speed Differential Driver (Fairchild Semiconductor)

FIN1026 - 3.3V LVDS 2-Bit High Speed Differential Receiver (Fairchild Semiconductor)

FIN1027 - 3.3V LVDS 2-Bit High Speed Differential Driver (Fairchild Semiconductor)

FIN1027A - 3.3V LVDS 2-Bit High Speed Differential Driver (Fairchild Semiconductor)

Full PDF Text Transcription

Click to expand full text

LVDS 1-Bit, High-Speed Differential Reciever FIN1002 Description This single receiver is designed for high−speed interconnects utilizing Low Voltage Differential Signaling (LVDS) technology. The receiver translates LVDS levels, with a typical differential input threshold of 100 mV, to LVTTL signal levels. LVDS provides low EMI at ultra low power dissipation even at high frequencies. This device is ideal for high−speed transfer of clock or data. The FIN1002 can be paired with its companion driver, the FIN1001, or with any other LVDS driver. Features • Greater than 400 Mbs Data Rate • 3.3 V Power Supply Operation • 0.4 ns Maximum Pulse Skew • 2.

Published: Mar 31, 2024 |