Datasheet4U Logo Datasheet4U.com

74LVC2G34 - DUAL BUFFER GATE

Description

The 74LVC2G34 is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families.

Inputs can be driven from either 3.3 V or 5 V devices.

Features

  • Wide supply voltage range from 1.65 V to 5.5 V.
  • 5 V tolerant input/output for interfacing with 5 V logic.
  • High noise immunity.
  • Complies with JEDEC standard:.
  • JESD8-7 (1.65 V to 1.95 V).
  • JESD8-5 (2.3 V to 2.7 V).
  • JESD8B/JESD36 (2.7 V to 3.6 V).
  • ESD protection:.
  • HBM EIA/JESD22-A114-B exceeds 2000 V.
  • MM EIA/JESD22-A115-A exceeds 200 V.
  • ±24 mA output drive (VCC = 3.0 V).
  • CMOS low power cons.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74LVC2G34 DUAL BUFFER Diodes
74LVC2G34 Dual buffer gate nexperia
74LVC2G34-Q100 Dual buffer gate nexperia
74LVC2G3157-Q100 single-pole double-throw analog switch nexperia
74LVC2G32 DUAL 2-INPUT OR GATE Diodes

Other Datasheets by NXP Semiconductors

Part Number Description
74LVC2G32 Dual 2-input OR gate
74LVC2G32-Q100 Dual 2-input OR gate
74LVC2G38 Dual 2-input NAND gate
74LVC2G00 Dual 2-input NAND gate
74LVC2G00-Q100 Dual 2-input NAND gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
INTEGRATED CIRCUITS DATA SHEET 74LVC2G34 Dual buffer gate Product specification Supersedes data of 2003 Jul 25 2004 Sep 10 Philips Semiconductors Product specification Dual buffer gate FEATURES • Wide supply voltage range from 1.65 V to 5.5 V • 5 V tolerant input/output for interfacing with 5 V logic • High noise immunity • Complies with JEDEC standard: – JESD8-7 (1.65 V to 1.95 V) – JESD8-5 (2.3 V to 2.7 V) – JESD8B/JESD36 (2.7 V to 3.6 V). • ESD protection: – HBM EIA/JESD22-A114-B exceeds 2000 V – MM EIA/JESD22-A115-A exceeds 200 V. • ±24 mA output drive (VCC = 3.0 V) • CMOS low power consumption • Latch-up performance exceeds 250 mA • Direct interface with TTL levels • Multiple package options • Specified from −40 °C to +85 °C and −40 °C to +125 °C.
Published: |