S7A801830M sram equivalent, 256kx36 & 512kx18 sync-pipelined burst sram.
* VDD = 1.8V (1.7V ~ 2.0V) or 2.5V(2.3V ~ 2.7V) or 3.3V(3.1V ~ 3.5V) Power Supply
* VDDQ = 1.7V~2.0V I/O Power Supply (VDD=1.8V) or 2.3V~2.7V I/O Power Supply (VD.
GW, BW, LBO, ZZ. Write cycles are internally selftimed and synchronous. Full bus-width write is done by GW, and each by.
The S7A803630M and S7A801830M are 9,437,184-bit Synchronous Static Random Access Memory designed for high performance. It is organized as 256K(512K) words of 36(18) bits and integrates address and control registers, a 2-bit burst address counter and .
Image gallery
TAGS
Download