Datasheet Details
| Part number | CD4095BMS |
|---|---|
| Manufacturer | Intersil (now Renesas) |
| File Size | 101.13 KB |
| Description | CMOS Gated J-K Master-Slave Flip-Flops |
| Download | CD4095BMS Download (PDF) |
|
|
| Part number | CD4095BMS |
|---|---|
| Manufacturer | Intersil (now Renesas) |
| File Size | 101.13 KB |
| Description | CMOS Gated J-K Master-Slave Flip-Flops |
| Download | CD4095BMS Download (PDF) |
|
|
|
of ‘B’ Series CMOS Devices” CD4095BMS TOP VIEW 14 VDD 13 SET 12 CLOCK 11 K1 10 K2 9 K3 8 Q CD4096BMS TOP VIEW NC 1 RESET 2 J1 3 J2 4 J3 5 Q 6 VSS 7 14 VDD 13 SET 12 CLOCK 11 K1 10 K2 9 K3 8 Q NC = NO CONNECTION Applications • Registers • Counters • Control Circuits SET 3 J1 4 J2 5 J3 12 CLOCK 11 K1 10 K2 9 K3 RESET 13 J CL K 2 Q 6 Q S Q 8 Q Functional Diagrams CD4095BMS Description CD4095BMS and CD4096BMS are J-K Master-Slave FlipFlops featuring separate AND gating of multiple J and K inputs.
The gated J-K inputs control transfer of information into the master section during clocked operation.
Information on the J-K inputs is transferred to the Q and Q outputs on the positive edge of the clock pulse.
CD4095BMS CD4096BMS December 1992 CMOS Gated J-K Master-Slave Flip-Flops Pinouts NC 1 RESET 2 J1 3 J2 4 J3 5 Q 6 VSS.
| Brand Logo | Part Number | Description | Manufacturer |
|---|---|---|---|
 |
CD4095B | CMOS Gated J-K Master-Slave Flip-Flops | RCA |
| Part Number | Description |
|---|---|
| CD4093BMS | CMOS Quad 2-Input NAND Schmitt Triggers |
| CD4094BMS | CMOS 8-Stage Shift-and-Store Bus Register |
| CD4096BMS | CMOS Gated J-K Master-Slave Flip-Flops |
| CD4097BMS | CMOS Analog Multiplexers/Demultiplexers |
| CD4098BMS | CMOS Dual Monostable Multivibrator |
| CD4099BMS | CMOS 8-Bit Addressable Latch |
| CD4000BMS | CMOS NOR Gate |
| CD4001BMS | CMOS NOR Gate |
| CD4002BMS | CMOS NOR Gate |
| CD4006BMS | CMOS 18-Stage Static Register |