Datasheet4U Logo Datasheet4U.com

IS42S32800 - 2M Words x 32 Bits x 4 Banks (256-Mbit) Synchronous DRAM

General Description

The ISSI IS42S32800 is a high-speed CMOS configured as a quad 2M x 32 DRAM with asynchronous interface (all signals are registered on the positive edge of the clock signal, CLK).

Each of the 2M x 32 bit banks is organized as 4096 rows by 512 columns by 32 bits.

Key Features

  • Concurrent auto precharge.
  • Clock rate:166/143 MHz.
  • Fully synchronous operation.
  • Internal pipelined architecture.
  • Four internal banks (2M x 32bit x 4bank).
  • Programmable Mode CAS# Latency: 2 or 3 Burst Length:1,2,4,8,or full page Burst Type: interleaved or linear burst Burst-Read-Single-Write.
  • Burst stop function.
  • Individual byte controlled by DQM0-3.
  • Auto Refresh and Self Refresh.
  • 409.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
IS42S32800B SYNCHRONOUS DYNAMIC RAM Integrated Silicon Solution
IS42S32800D 8M x 32 256Mb SYNCHRONOUS DRAM Integrated Silicon Solution
IS42S32400A 128-MBIT SYNCHRONOUS DRAM Integrated Circuit Solution
IS42S16100 512K Words x 16Bits x 2 Banks Synchronous Dynamic RAM Integrated Silicon Solution
IS42S16100E 512K Words x 16 Bits x 2 Banks 16Mb SYNCHRONOUS DYNAMIC RAM Integrated Silicon Solution

Other Datasheets by ISSI (now Infineon)

Part Number Description
IS42S32800G 256Mb SYNCHRONOUS DRAM
IS42S32800J 256Mb SYNCHRONOUS DRAM
IS42S32800L 8M x 32 256Mb SYNCHRONOUS DRAM
IS42S32160D 512Mb SDRAM
IS42S32160F 512Mb SDRAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
IS42S32800 2M Words x 32 Bits x 4 Banks (256-Mbit) Synchronous DRAM P JANUARY 2008 FEATURES • Concurrent auto precharge • Clock rate:166/143 MHz • Fully synchronous operation • Internal pipelined architecture • Four internal banks (2M x 32bit x 4bank) • Programmable Mode CAS# Latency: 2 or 3 Burst Length:1,2,4,8,or full page Burst Type: interleaved or linear burst Burst-Read-Single-Write • Burst stop function • Individual byte controlled by DQM0-3 • Auto Refresh and Self Refresh • 4096 refresh cycles/64ms (15.6µs/row) • Single +3.3V ±0.3V power supply • Interface:LVTTL • Package: 86 Pin TSOP-2,0.50mm Pin Pitch 8x13mm, 90 Ball BGA, Ball pitch 0.