9DBV0641 buffer equivalent, clock buffer.
* 6 - 1-200 MHz Low-Power (LP) HCSL DIF pairs
w/Zo=100
Key Specifications
* DIF cycle-to-cycle jitter <50ps
* DIF output-to-output skew <50ps
* DIF phase.
The 9DBV0641 is a member of IDT's 1.8V Very-Low-Power (VLP) PCIe family. It has integrated output terminations providing Zo=100ohms for direct connection to 100ohm transmission lines. The device has 6 output enables for clock management and 3 selecta.
Image gallery
TAGS