H5MS2562JFR-L3M Features
* SUMMARY
* Mobile DDR SDRAM clock cycle
* MODE RERISTER SET, EXTENDED MODE REGISTER SET and STATUS REGISTER READ - Keep to the JEDEC Standard regulation (Low Power DDR SDRAM) - Double data rate architecture: two data transfer per
* Mobile DDR SDRAM INTERFACE - x16 bus width - Multiple
H5MS2562JFR-HynixSemiconductor.pdf
Datasheet Details
H5MS2562JFR-L3M, H5MS2562JFR
Hynix Semiconductor
1.30 MB
Mobile ddr sdram 256mbit (16m x 16bit).
This datasheet PDF includes multiple part numbers: H5MS2562JFR-L3M, H5MS2562JFR.
Please refer to the document for exact specifications by model.
📁 Related Datasheet
H5MS2562JFR-E3M Mobile DDR SDRAM 256Mbit (16M x 16bit) (Hynix Semiconductor)
H5MS2562JFR-J3M Mobile DDR SDRAM 256Mbit (16M x 16bit) (Hynix Semiconductor)
H5MS2562JFR-K3M Mobile DDR SDRAM 256Mbit (16M x 16bit) (Hynix Semiconductor)
H5MS2562JFR Mobile DDR SDRAM 256Mbit (16M x 16bit) (Hynix Semiconductor)
H5MS2532JFR 256Mb (8Mx32bit) Mobile DDR SDRAM (Hynix Semiconductor)
H5MS2622JFR 256Mb (8Mx32bit) Mobile DDR SDRAM (Hynix Semiconductor)
H5MS1222EFP 128Mbit MOBILE DDR SDRAM (Hynix Semiconductor)
H5MS1262EFP 128M (8Mx16bit) Mobile DDR SDRAM (Hynix Semiconductor)
H5MS2562JFR-L3M Distributor
