GS8321EV18E srams equivalent, 36mb sync burst srams.
* FT pin for user-configurable flow through or pipeline operation
* Dual Cycle Deselect (DCD) operation
* IEEE 1149.1 JTAG-compatible Boundary Scan
* 1.8 .
* JEDEC-standard 165-bump FP-BGA package
* Pb-Free 165-bump BGA package available
Functional Description
Applica.
Applications The GS8321EV18/32/36E is a 37,748,736-bit high performance synchronous SRAM with a 2-bit burst address counter. Although of a type originally developed for Level 2 Cache appli.
Image gallery
TAGS
Manufacturer
Related datasheet
Download (Size : 718.65KB)