M52D256328A dram equivalent, mobile synchronous dram.
* 1.8V power supply
* LVCMOS compatible with multiplexed address
* Four banks operation
* MRS cycle with address key programs
- CAS Latency (3) - Burst Le.
The M52D256328A is 268,435,456 bits synchronous high data rate Dynamic RAM organized as 4 x 2,097,152 words by 32 bits. Synchronous design allows precise cycle controls with the use of s.
Image gallery
TAGS
Manufacturer
Related datasheet
Download (Size : 747.55KB)