Datasheet4U Logo Datasheet4U.com

CY7C1373D Datasheet 18-mbit (512 K X 36/1 M X 18) Flow-through Sram

Manufacturer: Cypress (now Infineon)

Overview: CY7C1371D CY7C1373D 18-Mbit (512 K × 36/1 M × 18) Flow-Through SRAM with NoBL™ Architecture 18-Mbit (512 K × 36/1 M × 18) Flow-through SRAM with NoBL™.

Key Features

  • No Bus Latency (NoBL) architecture eliminates dead cycles between write and read cycles.
  • Supports up to 133-MHz bus operations with zero wait states.
  • Data is transferred on every clock.
  • Pin-compatible and functionally equivalent to ZBT™ devices.
  • Internally self-timed output buffer control to eliminate the need to use OE.
  • Registered inputs for flow through operation.
  • Byte write capability.
  • 3.3 V/2.5 V I/O power supply (VDDQ).
  • Fast clock-to-output ti.

CY7C1373D Distributor & Price

Compare CY7C1373D distributor prices and check real-time stock availability from major suppliers. Prices and inventory may vary by region and order quantity.