Datasheet4U Logo Datasheet4U.com

CY7C1363C - (CY7C1361C / CY7C1363C) 9-Mbit (256K x 36/512K x 18) Flow-Through SRAM

Datasheet Summary

Description

The CY7C1361C/CY7C1363C is a 3.3V, 256K x 36 and 512K x 18 Synchronous Flowthrough SRAMs, respectively designed to interface with high-speed microprocessors with minimum glue logic.

Maximum access delay from clock rise is 6.5 ns (133-MHz version).

Features

  • Supports 133-MHz bus operations.
  • 256K × 36/512K × 18 common I/O.
  • 3.3V.
  • 5% and +10% core power supply (VDD).
  • 2.5V or 3.3V I/O supply (VDDQ).
  • Fast clock-to-output times.
  • 6.5 ns (133-MHz version).
  • 7.5 ns (117-MHz version).
  • 8.5 ns (100-MHz version).
  • Provide high-performance 2-1-1-1 access rate.
  • User-selectable burst counter supporting Intel Pentium interleaved or linear burst sequences.
  • Sepa.

📥 Download Datasheet

Datasheet preview – CY7C1363C

Datasheet Details

Part number CY7C1363C
Manufacturer Cypress Semiconductor
File Size 531.24 KB
Description (CY7C1361C / CY7C1363C) 9-Mbit (256K x 36/512K x 18) Flow-Through SRAM
Datasheet download datasheet CY7C1363C Datasheet
Additional preview pages of the CY7C1363C datasheet.

📁 Similar Datasheet

  • CY7C136AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C136E - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C131AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C131E - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C1370C - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
  • CY7C1370CV25 - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
  • CY7C1370D - 18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined SRAM (Cypress)
  • CY7C1371C - 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL Architecture (Cypress)
  • CY7C1371S - 18-Mbit (512K x 36) Flow-Through SRAM (Cypress)
  • CY7C1372C - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
Other Datasheets by Cypress Semiconductor
  • CY7C1363D - 9-Mbit Flow-Through SRAM
  • CY7C136 - 2K x 8 Dual-Port Static RAM
  • CY7C1360C - 9-Mbit Pipelined SRAM
  • CY7C1360V25 - 256K x 36/256K x 32/512K x 18 Pipelined SRAM
  • CY7C1361C - (CY7C1361C / CY7C1363C) 9-Mbit (256K x 36/512K x 18) Flow-Through SRAM
  • CY7C1362C - 9-Mbit Pipelined SRAM
  • CY7C1362V25 - 256K x 36/256K x 32/512K x 18 Pipelined SRAM
  • CY7C1364V25 - 256K x 36/256K x 32/512K x 18 Pipelined SRAM

Full PDF Text Transcription

Click to expand full text
PRELIMINARY CY7C1361C CY7C1363C 9-Mbit (256K x 36/512K x 18) Flow-Through SRAM Features • Supports 133-MHz bus operations • 256K × 36/512K × 18 common I/O • 3.3V –5% and +10% core power supply (VDD) • 2.5V or 3.3V I/O supply (VDDQ) • Fast clock-to-output times — 6.5 ns (133-MHz version) — 7.5 ns (117-MHz version) — 8.5 ns (100-MHz version) • Provide high-performance 2-1-1-1 access rate • User-selectable burst counter supporting Intel Pentium interleaved or linear burst sequences • Separate processor and controller address strobes • Synchronous self-timed write • Asynchronous output enable • Available in Lead-Free 100 TQFP,119 BGA and 165 fBGA packages Both 2 and 3 Chip Enable Options for TQFP • IEEE 1149.
Published: |