CY7C1360C Datasheet PDF - Cypress Semiconductor 9-Mbit Pipelined SRAM Specs

CY7C1360C - 9-Mbit Pipelined SRAM

Datasheet Summary

Description

The CY7C1360C/CY7C1362C SRAM integrates 256K × 36 and 51

Features

Supports bus operation up to 200 MHz.
Available speed grades: 200 MHz, and 166 MHz.
Registered inputs and outputs for pipelined operation.
3.3 V core power supply (VDD).
2.5 V/3.3 V I/O operation (VDDQ).
Fast clock-to-output times.
3.0 ns (for 200 MHz device).
Provide high performance 3-1-1-1 access rate.
User selectable burst counter supporting Intel Pentium® interleaved or linear burst sequences.
Separate processor and controller address str.

Datasheet Details

Part number	CY7C1360C
Manufacturer	Cypress Semiconductor
File Size	1.62 MB
Description	9-Mbit Pipelined SRAM
Datasheet	CY7C1360C Datasheet
Additional preview pages of the CY7C1360C datasheet.

📁 Similar Datasheet

CY7C136AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)

CY7C136E - 1K/2K x 8 Dual-Port Static RAM (Cypress)

CY7C131AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)

CY7C131E - 1K/2K x 8 Dual-Port Static RAM (Cypress)

CY7C1370C - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)

CY7C1370CV25 - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)

CY7C1370D - 18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined SRAM (Cypress)

CY7C1371C - 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL Architecture (Cypress)

CY7C1371S - 18-Mbit (512K x 36) Flow-Through SRAM (Cypress)

CY7C1372C - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)

Full PDF Text Transcription

Click to expand full text

CY7C1360C CY7C1362C 9-Mbit (256K × 36/512K × 18) Pipelined SRAM 9-Mbit (256K × 36/512K × 18) Pipelined SRAM Features ■ Supports bus operation up to 200 MHz ■ Available speed grades: 200 MHz, and 166 MHz ■ Registered inputs and outputs for pipelined operation ■ 3.3 V core power supply (VDD) ■ 2.5 V/3.3 V I/O operation (VDDQ) ■ Fast clock-to-output times ❐ 3.

Published: Mar 13, 2017 |