CY28352 - Differential Clock Buffer/Driver

Product Overview

Cypress Semiconductor

Part number	CY28352
Manufacturer	Cypress Semiconductor
File Size	113.09 KB
Description	Differential Clock Buffer/Driver
Datasheet	CY28352 Datasheet
Additional preview pages of the CY28352 datasheet.

This PLL clock buffer is designed for 2.5-VDD and 2.5-AVDD operation and differential output levels.

Supports 333-MHz and 400-MHz DDR SDRAM.
60-.
200-MHz operating frequency.
Phase-locked loop (PLL) clock distribution for double data rate synchronous DRAM.

📁 Similar Datasheet

CY28354-400 - 210MHz 24 Output Buffer (Silicon Laboratories)
CY28322-2 - 133 Mhz Spread Spectrum Clock Synthesizer with Differential CPU Outputs (Cypress)
CY28341 - Universal Single-Chip Clock Solution (SpectraLinear)
CY28346-2 - Clock Synthesizer (Silicon Laboratories)
CY28349 - FTG (SpectraLinear)
CY28378 - FTG for Pentium 4 and Intel 845 Series Chipset (Silicon Laboratories)
CY28400 - 100MHz Differential Buffer (Silicon Laboratories)
CY28400-2 - 100MHz Differential Buffer (Silicon Laboratories)

Other Datasheets by Cypress Semiconductor

Published: Aug 31, 2014 |