Datasheet4U Logo Datasheet4U.com

CY24239 - Spread Spectrum Frequency Timing Generator

Description

O CPU Outputs 1 and 2: Frequency is set by the FS0:3 inputs or through serial input interface, see Table 2 and Table 6.

These outputs are affected by the CLK_STOP# input.

O Free-Running CPU Output: Frequency is set by the FS0:3 inputs or through serial input interface, see Table 2 and Table 6.

Features

  • Maximized EMI Suppression using Cypress’s Spread Spectrum Technology.
  • 1.2% and.
  • 2.4% Spread Spectrum support.
  • Three copies of CPU output.
  • Seven copies of PCI output.
  • One 48-MHz output for USB / One 24-MHz for SIO.
  • Two buffered reference outputs.
  • Two IOAPIC outputs.
  • Seventeen SDRAM outputs provide support for 4 DIMMs.
  • SMBus interface for programming.
  • Power management control inputs Table 2.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CY24293 Two Outputs PCI-Express Clock Generator Cypress
CY2412 MPEG Clock Generator Cypress
CY24488 Quad-PLL Clock Generator Cypress
CY24APS Quartz Crystal Low Profile HC49S Leaded Crystal Crystek Corporation
CY24APSMD Quartz Crystal Surface Mount HC49S SMD Crystal Crystek Corporation

Other Datasheets by Cypress (Infineon)

Part Number Description
CY24212 MediaClock MPEG Clock Generator
CY24271 Clock Generator
CY24272 Rambus XDR Clock Generator
CY24292 Four Outputs PCI-Express Clock Generator
CY2410 MPEG Clock Generator

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com 39 CY24239 Spread Spectrum Frequency Timing Generator Features • Maximized EMI Suppression using Cypress’s Spread Spectrum Technology • –1.2% and –2.4% Spread Spectrum support • Three copies of CPU output • Seven copies of PCI output • One 48-MHz output for USB / One 24-MHz for SIO • Two buffered reference outputs • Two IOAPIC outputs • Seventeen SDRAM outputs provide support for 4 DIMMs • SMBus interface for programming • Power management control inputs Table 2. Pin Selectable Frequency Input Address CPU_F, CPU1:2 FS3 FS2 FS1 FS0 (MHz) 1 1 1 1 91.66 1 1 1 0 75.0 1 1 0 1 100.0 1 1 0 0 83.3 1 0 1 1 66.6 1 0 1 0 105.0 1 0 0 1 110.0 1 0 0 0 133.3 0 1 1 1 91.66 0 1 1 0 75.0 0 1 0 1 100.0 0 1 0 0 83.3 0 0 1 1 91.66 0 0 1 0 75.0 0 0 0 1 100.0 0 0 0 0 83.
Published: |