SN74SSQEC32882 dataSheet
Texas Instruments
SN74SSQEC32882 - 28-Bit to 56-Bit Registered Buffer
Jul 9, 2024
·
2 Hits
1 • JEDEC SSTE32882 • 1-to-2 Register Outputs and 1-to-4 Clock Pair Outputs Support Stacked DDR3 RDIMMs • CKE Powerdown Mode for Optimized System Powe...
Since 2006. D4U Semicon. |
Contact Us
|
Privacy Policy
Texas Instruments
