4G B Die DDRIII SDRAM Specification P3P4GF4BLF Deutron Electronics Corp. 8F, 68, Sec. 3, NanKing E. RD., Taipei 104, Taiwan, R.O.C. TEL: (886)-2-251

Global Mixed-mode Technology G5616 Complete DDR, DDRII and DDRIII Memory Solution Synchronous Buck PWM Controller, 3A LDO, Buffered Reference Fea

Global Mixed-mode Technology G5616A Complete DDR, DDRII and DDRIII Memory Solution Synchronous Buck PWM Controller, 2A LDO, Buffered Reference Fe

Sep. 2020 SCB13H4Gxx0AF 4Gbit DDR3L SDRAM EU RoHS Compliant Products Data Sheet Rev. G Data Sheet SCB13H4Gxx0AF 4-Gbit DDR3L SDRAM Revision History

A3R12E30CBF A3R12E40CBF 512Mb DDRII Synchronous DRAM 512Mb DDRII SDRAM Specification A3R12E30CBF A3R12E40CBF Zentel Electronics Corp. Revision 1.2

NCP5208 DDR−I/II Termination Regulator The NCP5208 is a linear regulator specifically designed for the active termination of DDR−I/II SDRAM. The devic

Sep. 2020 SCB13H4Gxx0AF 4Gbit DDR3L SDRAM EU RoHS Compliant Products Data Sheet Rev. G Data Sheet SCB13H4Gxx0AF 4-Gbit DDR3L SDRAM Revision History

Sep. 2020 SCB13H4Gxx0AF 4Gbit DDR3L SDRAM EU RoHS Compliant Products Data Sheet Rev. G Data Sheet SCB13H4Gxx0AF 4-Gbit DDR3L SDRAM Revision History

CY7C129*DV18/CY7C130*DV25 CY7C130*BV18/CY7C130*BV25/CY7C132*BV25 CY7C131*BV18 / CY7C132*BV18/CY7C139*BV18 CY7C191*BV18/CY7C141*AV18 / CY7C142*AV18/ CY

 CY7C1316KV18, CY7C1916KV18 CY7C1318KV18, CY7C1320KV18 18-Mbit DDR II SRAM Two-Word Burst Architecture 18-Mbit DDR II SRAM Two-Word Burst Architect

® RT8207L/M Complete DDRII/DDRIII/Low-Power DDRIII/DDRIV Memory Power Supply Controller General Description The RT8207L/M provides a complete power

CY7C1268KV18/CY7C1270KV18 36-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) 36-Mbit DDR II+ SRAM Two-Word Burst Architecture

IS61DDP2B24M18A/A1/A2 IS61DDP2B22M36A/A1/A2 4Mx18, 2Mx36 72Mb DDR-IIP (Burst 2) CIO SYNCHRONOUS SRAM (2.0 Cycle Read Latency) NOVEMBER 2014 FEATURES

IS61DDP2B22M18A/A1/A2 IS61DDP2B21M36A/A1/A2 2Mx18, 1Mx36 36Mb DDR-IIP (Burst 2) CIO SYNCHRONOUS SRAM (2.0 Cycle Read Latency) ADVANCED INFORMATION JU

IS61DDP2B21M18A/A1/A2 IS61DDP2B251236A/A1/A2 1Mx18, 512Kx36 18Mb DDR-IIP (Burst 2) CIO SYNCHRONOUS SRAM (2.0 Cycle Read Latency) ADVANCED INFORMATION

Sep. 2020 SCB13H4Gxx0AF 4Gbit DDR3L SDRAM EU RoHS Compliant Products Data Sheet Rev. G Data Sheet SCB13H4Gxx0AF 4-Gbit DDR3L SDRAM Revision History

www.DataSheet4U.com PRELIMINARY CY7C1416AV18 CY7C1427AV18 CY7C1418AV18 CY7C1420AV18 36-Mbit DDR-II SRAM 2-Word Burst Architecture Features • 36-Mbi

CY7C1522JV18, CY7C1529JV18 CY7C1523JV18, CY7C1524JV18 72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture Features ■ ■ ■ ■ ■ Functional Description Th

IS61DDB24M18C IS61DDB22M36C 4Mx18, 2Mx36 72Mb DDR-II (Burst 2) CIO SYNCHRONOUS SRAM APRIL 2018 FEATURES  2Mx36 and 4Mx18 configuration available. 

IS61DDP2B22M18C/C1/C2 IS61DDP2B21M36C/C1/C2 2Mx18, 1Mx36 36Mb DDR-IIP (Burst 2) CIO SYNCHRONOUS SRAM (2.0 Cycle Read Latency) JANUARY 2017 FEATURES