Datasheet4U.com

74HC112 - Dual JK flip-flop

Product Overview

nexperia

📥 Download Datasheet

74HC112 Dual JK flip-flop by nexperia - Datasheet Preview — Datasheet preview – 74HC112

Datasheet Details

Part number	74HC112
Manufacturer	nexperia
File Size	262.50 KB
Description	Dual JK flip-flop
Datasheet	74HC112 Datasheet
Additional preview pages of the 74HC112 datasheet.

Product details

Description

The 74HC112; 74HCT112 is a dual negative-edge triggered JK flip-flop.

Features

Input levels:.
For 74HC112: CMOS level.
For 74HCT112: TTL level.
Asynchronous set and reset.
Specified in compliance with JEDEC standard no. 7A.
ESD protection:.
HBM JESD22-A114F exceeds 2000 V.
MM JESD22-A115-A exceeds 200 V.
Specified from -40 °C to +85 °C and from -40 °C to +125 °C 3. Ordering information Table 1. Ordering information Type number Package Temperature range 74HC112D -40 °C to +125 °C 74HCT11.

📁 Similar Datasheet

74HC112 - Dual JK flip-flop (Philips)
74HC112 - Dual J-K Negative-Edge-Triggered Flip-Flops (Texas Instruments)
74HC11 - Triple 3-input AND gate (Philips)
74HC11 - Triple 3-Input AND Gate (Texas Instruments)
74HC11 - Triple 3-input AND gate (NXP)
74HC114 - Dual J-K Flip-Flops (Hitachi)
74HC10 - Triple 3-input NAND gate (Philips)
74HC10 - Triple 3-Input NAND Gates (Texas Instruments)

Other Datasheets by nexperia

74HC112D - Dual JK flip-flop
74HC11 - Triple 3-input AND gate
74HC11-Q100 - Triple 3-input AND gate
74HC11D - Triple 3-input AND gate
74HC10 - Triple 3-input NAND gate
74HC10-Q100 - Triple 3-input NAND gate

Published: Jul 23, 2019 |