74CBTLV1G125 Datasheet PDF (Single bus switch) | Download nexperia 74CBTLV1G125

74CBTLV1G125 - Single bus switch

Description

The 74CBTLV1G125 is a single high-speed line switch.

The switch is disabled when the output enable (OE) input is high.

To ensure the high-impedance OFF-state during power-up or power-down, tie OE to the VCC through a pull-up resistor.

Features

Supply voltage range from 2.3 V to 3.6 V.
Overvoltage tolerant control inputs to 3.6 V.
High noise immunity.
Complies with JEDEC standard:.
JESD8-5 (2.3 V to 2.7 V).
JESD8C (2.7 V to 3.6 V).
ESD protection:.
HBM JESD22-A114F exceeds 2000 V.
MM JESD22-A115-A exceeds 200 V.
CDM JESD22-C101E exceeds 1000 V.
5 Ω switch connection between two ports.
Rail to rail switching on data I/O ports.

Datasheet Details

Part number	74CBTLV1G125
Manufacturer	nexperia
File Size	310.12 KB
Description	Single bus switch
Datasheet	74CBTLV1G125 Datasheet
Additional preview pages of the 74CBTLV1G125 datasheet.

📁 Similar Datasheet

74CBTLV16210 - LOW-VOLTAGE 20-BIT BUS SWITCH (Renesas)

74CBTLV16212 - LOW-VOLTAGE 24-BIT BUS EXCHANGE SWITCH (IDT)

74CBTLV16212 - LOW-VOLTAGE 24-BIT BUS EXCHANGE SWITCH (Renesas)

74CBTLV3125 - 4-bit bus switch (NXP)

74CBTLV3126 - 4-bit Bus Switch (NXP)

74CBTLV3244 - LOW-VOLTAGE OCTAL BUS SWITCH (Renesas)

74CBTLV3244 - LOW-VOLTAGE OCTAL BUS SWITCH (IDT)

74CBTLV3245 - 8-bit bus (NXP)

74CBTLV3245 - LOW-VOLTAGE OCTAL BUS SWITCH (Renesas)

74CBTLV3253 - LOW-VOLTAGE DUAL 1-OF-4 MULTIPLEXER/DEMULTIPLEXER (Renesas)

Full PDF Text Transcription

Click to expand full text

74CBTLV1G125 Single bus switch Rev. 7.1 — 12 February 2022 Product data sheet 1. General description The 74CBTLV1G125 is a single high-speed line switch. The switch is disabled when the output enable (OE) input is high. To ensure the high-impedance OFF-state during power-up or power-down, tie OE to the VCC through a pull-up resistor. The current-sinking capability of the driver determines the minimum value of the resistor. Schmitt-trigger action at control inputs makes the circuit tolerant of slower input rise and fall times. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down. 2.

Published: Jul 24, 2019 |