Datasheet4U Logo Datasheet4U.com

SN74LVC1G132 - Single 2-Input NAND Gate

Description

The SN74LVC1G132 device contains one 2-input NAND gate with Schmitt-trigger inputs designed for 1.65-V to 5.5-V VCC operation and performs the Boolean function Y = A × B or Y = A + B in positive logic.

Features

  • 1 Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II.
  • ESD Protection Exceeds JESD 22.
  • 2000-V Human-Body Model (A114-A).
  • 200-V Machine Model (A115-A).
  • 1000-V Charged-Device Model (C101).
  • Available in Texas Instruments NanoStar™ and NanoFree™ Packages.
  • Supports 5-V VCC Operation.
  • Inputs Accept Voltages to 5.5 V.
  • Max tpd of 5.3 ns at 3.3 V.
  • Low Power Consumption, 10-µA Maximum ICC.
  • ±24-mA Outpu.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN74LVC1G125 high performance non-inverting buffer UMW
SN74LVC1G34 Single buffer UMW
SN74L71 AND-Gate R-S Master-Slave F-F National Semiconductor
SN74L74N Dual D-Type Flip-Flop ETC
SN74LS00 QUAD 2-INPUT NAND GATE Motorola

Other Datasheets by Texas Instruments

Part Number Description
SN74LVC1G139 2-to-4 Line Decoder
SN74LVC1G10 Single 3-Input Positive-NAND Gate
SN74LVC1G11 Single 3-Input Positive-AND Gate
SN74LVC1G11-EP Single 3-Input Positive-AND Gate
SN74LVC1G11-Q1 Single 3-Input Positive-AND Gate

Full PDF Text Transcription

Click to expand full text
Product Folder Order Now Technical Documents Tools & Software Support & Community SN74LVC1G132 SCES546D – FEBRUARY 2004 – REVISED JUNE 2017 SN74LVC1G132 Single 2-Input NAND Gate With Schmitt-Trigger Inputs 1 Features •1 Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II • ESD Protection Exceeds JESD 22 – 2000-V Human-Body Model (A114-A) – 200-V Machine Model (A115-A) – 1000-V Charged-Device Model (C101) • Available in Texas Instruments NanoStar™ and NanoFree™ Packages • Supports 5-V VCC Operation • Inputs Accept Voltages to 5.5 V • Max tpd of 5.3 ns at 3.3 V • Low Power Consumption, 10-µA Maximum ICC • ±24-mA Output Drive at 3.
Published: |