Datasheet4U Logo Datasheet4U.com

SN74LVC138A - 3-Line to 8-Line Decoders Demultiplexers

Description

The SN74LVC138A devices are designed for highperformance memory-decoding or data-routing applications requiring very short propagation delay times.

In high-performance memory systems, these decoders minimize the effects of system decoding.

Features

  • 1 Operate From 1.65 V to 3.6 V.
  • Inputs Accept Voltages to 5.5 V.
  • Max tpd of 5.8 ns at 3.3 V.
  • Typical VOLP (Output Ground Bounce) < 0.8 V at VCC = 3.3 V, TA = 25°C.
  • Typical VOHV (Output VOH Undershoot) > 2 V at VCC = 3.3 V, TA = 25°C.
  • Latch-Up Performance Exceeds 250 mA Per JESD 17 3.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN74LVC1G125 high performance non-inverting buffer UMW
SN74LVC1G34 Single buffer UMW
SN74L71 AND-Gate R-S Master-Slave F-F National Semiconductor
SN74L74N Dual D-Type Flip-Flop ETC
SN74LS00 QUAD 2-INPUT NAND GATE Motorola

Other Datasheets by Texas Instruments

Part Number Description
SN74LVC138A-EP 3-Line to 8-Line Decoders Demultiplexers
SN74LVC138A-Q1 3-Line to 8-Line Decoders Demultiplexers
SN74LVC139A DUAL 2-LINE TO 4-LINE DECODER/DEMULTIPLEXER
SN74LVC139A-Q1 DUAL 2-LINE TO 4-LINE DECODER/DEMULTIPLEXER
SN74LVC10A TRIPLE 3-INPUT POSITIVE-NAND GATE

Full PDF Text Transcription

Click to expand full text
Product Folder Sample & Buy Technical Documents Tools & Software Support & Community SN54LVC138A, SN74LVC138A SCAS291W – MARCH 1993 – REVISED OCTOBER 2016 SN74LVC138A 3-Line to 8-Line Decoders Demultiplexers 1 Features •1 Operate From 1.65 V to 3.6 V • Inputs Accept Voltages to 5.5 V • Max tpd of 5.8 ns at 3.3 V • Typical VOLP (Output Ground Bounce) < 0.8 V at VCC = 3.3 V, TA = 25°C • Typical VOHV (Output VOH Undershoot) > 2 V at VCC = 3.3 V, TA = 25°C • Latch-Up Performance Exceeds 250 mA Per JESD 17 3 Description The SN74LVC138A devices are designed for highperformance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders minimize the effects of system decoding.
Published: |