Datasheet4U Logo Datasheet4U.com

SN74LV240A - Octal Inverting Buffers/Drivers

Description

These octal buffers/drivers with inverted outputs are designed for 2V to 5.5V VCC operation.

The ’LV240A devices are designed specifically to improve both the performance and density of 3state memory address drivers, clock drivers, and busoriented receivers and transmitters.

Features

  • VCC operation of 2V to 5.5V.
  • Max tpd of 6.5ns at 5V.
  • Typical VOLP (output ground bounce) 2.3V at VCC = 3.3V, TA = 25°C.
  • Support mixed-mode voltage operation on all ports.
  • Latch-up performance exceeds 250mA per JESD 17.
  • Ioff supports live insertion, partial power-down mode, and back drive protection 2.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN74LVC1G125 high performance non-inverting buffer UMW
SN74LVC1G34 Single buffer UMW
SN74L71 AND-Gate R-S Master-Slave F-F National Semiconductor
SN74L74N Dual D-Type Flip-Flop ETC
SN74LS00 QUAD 2-INPUT NAND GATE Motorola

Other Datasheets by Texas Instruments

Part Number Description
SN74LV244A Octal Buffers/Drivers
SN74LV244A-EP Octal Buffers/Drivers
SN74LV244AT Octal Buffers/Drivers
SN74LV245A Octal Bus Transceivers
SN74LV245AT Octal Bus Transceivers

Full PDF Text Transcription

Click to expand full text
SN74LV240A SCLS384K – SEPTEMBER 1997 – REVISED MAY 2024 SN74LV240A Octal Inverting Buffers/Drivers With 3-State Outputs 1 Features • VCC operation of 2V to 5.5V • Max tpd of 6.5ns at 5V • Typical VOLP (output ground bounce) <0.8V at VCC = 3.3V, TA = 25°C • Typical VOHV (output VOH undershoot) >2.3V at VCC = 3.3V, TA = 25°C • Support mixed-mode voltage operation on all ports • Latch-up performance exceeds 250mA per JESD 17 • Ioff supports live insertion, partial power-down mode, and back drive protection 2 Applications • Handset: Smartphone • Network Switch • Health and Fitness / Wearables 3 Description These octal buffers/drivers with inverted outputs are designed for 2V to 5.5V VCC operation.
Published: |