Datasheet4U Logo Datasheet4U.com

SN74LV165A-EP - Parallel-Load 8-Bit Shift Register

Description

The SN74LV165A-EP is a parallel-load, 8-bit shift register designed for 2-V to 5.5-V VCC operation.

When the device is clocked, data is shifted toward the serial output QH.

Features

  • Controlled Baseline.
  • One Assembly/Test Site, One Fabrication Site.
  • Extended Temperature Performance of.
  • 55°C to 125°C.
  • Enhanced Diminishing Manufacturing Sources (DMS) Support.
  • Enhanced Product-Change Notification.
  • Qualification Pedigree (1).
  • 2-V to 5.5-V VCC Operation.
  • Max tpd of 10.5 ns at 5 V.
  • Supports Mixed-Mode Voltage Operation on All Ports.
  • Ioff Supports Partial-Power-Down Mode Operation.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN74LVC1G125 high performance non-inverting buffer UMW
SN74LVC1G34 Single buffer UMW
SN74L71 AND-Gate R-S Master-Slave F-F National Semiconductor
SN74L74N Dual D-Type Flip-Flop ETC
SN74LS00 QUAD 2-INPUT NAND GATE Motorola

Other Datasheets by Texas Instruments

Part Number Description
SN74LV165A Parallel-Load 8-Bit Shift Register
SN74LV161284 19-BIT BUS INTERFACE
SN74LV161A 4-BIT SYNCHRONOUS BINARY COUNTER
SN74LV163A 4-BIT SYNCHRONOUS BINARY COUNTER
SN74LV164A 8-Bit Parallel-Out Serial Shift Register

Full PDF Text Transcription

Click to expand full text
www.ti.com FEATURES • Controlled Baseline – One Assembly/Test Site, One Fabrication Site • Extended Temperature Performance of –55°C to 125°C • Enhanced Diminishing Manufacturing Sources (DMS) Support • Enhanced Product-Change Notification • Qualification Pedigree (1) • 2-V to 5.5-V VCC Operation • Max tpd of 10.5 ns at 5 V • Supports Mixed-Mode Voltage Operation on All Ports • Ioff Supports Partial-Power-Down Mode Operation • Latch-Up Performance Exceeds 250 mA Per JESD 17 (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range.
Published: |