Datasheet4U Logo Datasheet4U.com

SN74LV125A - Quadruple Bus Buffer Gates

Description

The SN74LV125A quadruple bus buffer gate is designed for 2-V to 5.5-V VCC operation.

Features

  • 2-V to 5.5-V VCC Operation.
  • Max tpd of 6 ns at 5 V.
  • Typical VOLP (Output Ground Bounce) < 0.8 V at VCC = 3.3 V, TA = 25°C.
  • Typical VOHV (Output VOH Undershoot) > 2.3 V at VCC = 3.3 V, TA = 25°C.
  • Support Mixed-Mode Voltage Operation on All Ports.
  • Ioff Supports Partial-Power-Down Mode Operation.
  • Latch-Up Performance Exceeds 250 mA Per JESD 17.
  • ESD Protection Exceeds JESD 22.
  • 4000-V Human-Body Model.
  • 200-V Ma.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN74LVC1G125 high performance non-inverting buffer UMW
SN74LVC1G34 Single buffer UMW
SN74L71 AND-Gate R-S Master-Slave F-F National Semiconductor
SN74L74N Dual D-Type Flip-Flop ETC
SN74LS00 QUAD 2-INPUT NAND GATE Motorola

Other Datasheets by Texas Instruments

Part Number Description
SN74LV125A-Q1 Quadruple Bus Buffer Gates
SN74LV125AT Quadruple Bus Buffer Gates
SN74LV123A Dual Retriggerable Monostable Multivibrators
SN74LV123A-EP Dual Retriggerable Monostable Multivibrators
SN74LV123A-Q1 Dual Retriggerable Monostable Multivibrators

Full PDF Text Transcription

Click to expand full text
SN74LV125A SCES124O – DECEMBER 1997 – REVISED MAY 2022 SN74LV125A Quadruple Bus Buffer Gates With 3-State Outputs 1 Features • 2-V to 5.5-V VCC Operation • Max tpd of 6 ns at 5 V • Typical VOLP (Output Ground Bounce) < 0.8 V at VCC = 3.3 V, TA = 25°C • Typical VOHV (Output VOH Undershoot) > 2.3 V at VCC = 3.
Published: |