Datasheet4U Logo Datasheet4U.com

SN74AHCT74Q-Q1 - Dual Positive-Edge-Triggered D-Type Flip-Flops

Description

The SN74AHCT74Q is a dual positive-edge-triggered D-type flip-flop.

A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs.

📥 Download Datasheet

Datasheet preview – SN74AHCT74Q-Q1

Datasheet Details

Part number SN74AHCT74Q-Q1
Manufacturer Texas Instruments
File Size 363.80 KB
Description Dual Positive-Edge-Triggered D-Type Flip-Flops
Datasheet download datasheet SN74AHCT74Q-Q1 Datasheet
Additional preview pages of the SN74AHCT74Q-Q1 datasheet.

📁 Similar Datasheet

  • SN74101 - AND-OR Gate (ETC)
  • SN74102 - AND Gate (ETC)
  • SN74103 - Dual J-K Flip-Flop (ETC)
  • SN74106 - Dual J-K Flip-Flop (ETC)
  • SN74108 - Dual J-K Flip Flop (ETC)
  • SN7411 - Triple 3-Input AND (ETC)
  • SN74120 - Dual Pulse Synchronizers / Drivers (Texas Instruments Inc)
  • SN74124 - Dual Voltage Controlled Oscillators (ETC)
  • SN7415 - Triple 3 Input AND Gate (Motorola)
  • SN74381 - integrated circuits (ETC)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
SN74AHCT74QĆQ1 DUAL POSITIVEĆEDGEĆTRIGGERED DĆTYPE FLIPĆFLOP WITH CLEAR AND PRESET SGDS008B − MAY 1998 − REVISED APRIL 2008 D Qualified for Automotive Applications D Inputs Are TTL-Voltage Compatible D EPIC (Enhanced-Performance Implanted CMOS) Process D Latch-Up Performance Exceeds 250 mA Per JESD 17 D ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0) D OR PW PACKAGE (TOP VIEW) 1CLR 1 1D 2 1CLK 3 1PRE 4 1Q 5 1Q 6 GND 7 14 VCC 13 2CLR 12 2D 11 2CLK 10 2PRE 9 2Q 8 2Q description The SN74AHCT74Q is a dual positive-edge-triggered D-type flip-flop. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs.
Published: |