Datasheet4U Logo Datasheet4U.com

SN74AHCT74-EP - Dual Positive-Edge-Triggered D-Type Flip-Flops

Description

The SN74AHCT74 is a dual positive-edge-triggered D-type flip-flop.

A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs.

📥 Download Datasheet

Datasheet preview – SN74AHCT74-EP

Datasheet Details

Part number SN74AHCT74-EP
Manufacturer Texas Instruments
File Size 240.20 KB
Description Dual Positive-Edge-Triggered D-Type Flip-Flops
Datasheet download datasheet SN74AHCT74-EP Datasheet
Additional preview pages of the SN74AHCT74-EP datasheet.

📁 Similar Datasheet

  • SN74101 - AND-OR Gate (ETC)
  • SN74102 - AND Gate (ETC)
  • SN74103 - Dual J-K Flip-Flop (ETC)
  • SN74106 - Dual J-K Flip-Flop (ETC)
  • SN74108 - Dual J-K Flip Flop (ETC)
  • SN7411 - Triple 3-Input AND (ETC)
  • SN74120 - Dual Pulse Synchronizers / Drivers (Texas Instruments Inc)
  • SN74124 - Dual Voltage Controlled Oscillators (ETC)
  • SN7415 - Triple 3 Input AND Gate (Motorola)
  • SN74381 - integrated circuits (ETC)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
SN74AHCT74-EP DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET SCLS495– JUNE 2003 D Controlled Baseline – One Assembly/Test Site, One Fabrication Site D Extended Temperature Performance of –55°C to 125°C D Enhanced Diminishing Manufacturing Sources (DMS) Support D Enhanced Product-Change Notification D Qualification Pedigree† D Inputs Are TTL-Voltage Compatible D EPIC (Enhanced-Performance Implanted CMOS) Process D Latch-Up Performance Exceeds 250 mA Per JESD 17 D ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0) † Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range.
Published: |