Datasheet4U Logo Datasheet4U.com

SN74AHCT16373 - 16-Bit Transparent D-Type Latches

Description

The SNxAHCT16373 devices are 16-bit transparent D-type latches with 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads.

They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

Features

  • 1 Members of the Texas Instruments Widebus™ Family.
  • EPIC™ (Enhanced-Performance Implanted CMOS) Process.
  • Inputs are TTL-Voltage Compatible.
  • Distributed VCC and GND Pins Minimize High- Speed Switching Noise.
  • Flow-Through Architecture Optimizes PCB Layout.
  • Latch-Up Performance Exceeds 250 mA Per JESD 17.
  • ESD Protection Exceeds 2000 V Per MIL-STD- 883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0).
  • Package.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN74101 AND-OR Gate ETC
SN74102 AND Gate ETC
SN74103 Dual J-K Flip-Flop ETC
SN74106 Dual J-K Flip-Flop ETC
SN74108 Dual J-K Flip Flop ETC

Other Datasheets by Texas Instruments

Part Number Description
SN74AHCT16374 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS
SN74AHCT16240 16-BIT BUFFERS/DRIVERS
SN74AHCT16244 16-Bit Buffers/Drivers
SN74AHCT16245 16-Bit Bus Transceivers
SN74AHCT16540 16-BIT BUFFERS/DRIVERS

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Product Folder Sample & Buy Technical Documents Tools & Software Support & Community SN54AHCT16373, SN74AHCT16373 SCLS336I – JANUARY 2000 – REVISED AUGUST 2014 SNx4AHCT16373 16-Bit Transparent D-Type Latches With 3-State Outputs 1 Features •1 Members of the Texas Instruments Widebus™ Family • EPIC™ (Enhanced-Performance Implanted CMOS) Process • Inputs are TTL-Voltage Compatible • Distributed VCC and GND Pins Minimize High- Speed Switching Noise • Flow-Through Architecture Optimizes PCB Layout • Latch-Up Performance Exceeds 250 mA Per JESD 17 • ESD Protection Exceeds 2000 V Per MIL-STD- 883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0) • Package Options Include: – Plastic Shrink Small-Outline (DL) Package – Thin Shrink Small-Outline (DGG) Package – Thin Very Sma
Published: |