Datasheet4U Logo Datasheet4U.com

DAC5670-SP - DIGITAL-TO-ANALOG CONVERTER

General Description

The DAC5670 is a 14-bit 2.4-GSPS DAC with dual demultiplexed differential input ports.

The DAC5670 is clocked at the DAC sample rate and the two input ports run at a maximum of 1.2 GSPS.

Key Features

  • 1 14-Bit Resolution.
  • 2.4-GSPS Max Update Rate DAC.
  • Dual Differential Input Ports.
  • Even/Odd Demultiplexed Data.
  • Maximum 1.2 GSPS Each Port, 2.4 GSPS Total.
  • Dual 14-Bit Inputs + 1 Reference Bit.
  • DDR Output Clock.
  • DLL Optimized Clock Timing Synchronized to Reference Bit.
  • LVDS and HyperTransport™ Voltage Level Compatible.
  • Internal 100-Ω Terminations for Data and Reference Bit Inputs.
  • Selectable 2× Inte.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
DAC56 Monolithic 16-Bit Resolution DIGITAL-TO-ANALOG CONVERTER Burr-Brown Corporation
DAC-02 10-Bit Plus Sign Voltage Output D/A Converters Precision Monolithics
DAC-03 10-Bit Plus Sign Voltage Output D/A Converters Precision Monolithics
DAC-05 10-Bit Plus Sign Voltage Output D/A Converters Precision Monolithics
DAC-08 8-Bit High-Speed Multiplying D/A Converter ON Semiconductor

Other Datasheets by Texas Instruments

Part Number Description
DAC5672 DIGITAL-TO-ANALOG CONVERTER
DAC5672-EP DIGITAL-TO-ANALOG CONVERTER
DAC5672A DIGITAL-TO-ANALOG CONVERTER
DAC5674 DIGITAL-TO-ANALOG CONVERTER
DAC5675 DIGITAL-TO-ANALOG CONVERTER

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Product Folder Sample & Buy Technical Documents Tools & Software Support & Community DAC5670-SP SGLS386F – JANUARY 2009 – REVISED OCTOBER 2014 DAC5670-SP 14-Bit 2.4-GSPS Digital-to-Analog Converter (DAC) 1 Features •1 14-Bit Resolution • 2.4-GSPS Max Update Rate DAC • Dual Differential Input Ports – Even/Odd Demultiplexed Data – Maximum 1.2 GSPS Each Port, 2.4 GSPS Total – Dual 14-Bit Inputs + 1 Reference Bit – DDR Output Clock – DLL Optimized Clock Timing Synchronized to Reference Bit – LVDS and HyperTransport™ Voltage Level Compatible – Internal 100-Ω Terminations for Data and Reference Bit Inputs • Selectable 2× Interpolation With Fs / 2 Mixing • Differential Scalable Current Outputs: 5 to 30 mA • On-Chip 1.2-V Reference • 3.