CDCM1804 Datasheet PDF - Texas Instruments 1:3 LVPECL CLOCK BUFFER + ADDITIONAL LVCMOS OUTPUT AND PROGRAMMABLE DIVIDER Specs

CDCM1804 - 1:3 LVPECL CLOCK BUFFER + ADDITIONAL LVCMOS OUTPUT AND PROGRAMMABLE DIVIDER

Datasheet Summary

Description

The CDCM1804 clock driver distributes one pair of differential clock inputs to three pairs of LVPECL differential clock outputs Y[2:0] and Y[2:0], with minimum skew for clock distribution.

The CDCM1804 is specifically designed for driving 50-Ω transmission lines.

Features

Distributes One Differential Clock Input to Three LVPECL Differential Clock Outputs and One LVCMOS Single-Ended Output.
Programmable Output Divider for Two LVPECL Outputs and LVCMOS Output.
Low-Output Skew 15 ps (Typical) for Clock-Distribution.

Datasheet Details

Part number	CDCM1804
Manufacturer	Texas Instruments
File Size	2.19 MB
Description	1:3 LVPECL CLOCK BUFFER + ADDITIONAL LVCMOS OUTPUT AND PROGRAMMABLE DIVIDER
Datasheet	CDCM1804 Datasheet
Additional preview pages of the CDCM1804 datasheet.

📁 Similar Datasheet

CDC-Z137 - FM / AM CD Player (Aiwa)

CDC1607F-E - Automotive Controller Specification (Micronas)

CDC1631F-E - Automotive Controller (Micronas)

CDC3207G-C - Automotive Controller (Micronas)

CDC3207G-C3 - Automotive Controller (Micronas)

CDC3257G-C2 - Automotive Controller (Micronas)

CDC4D20 - (CDC4D20 / CDC5D23B) POWER INDUCTORS (Sumida Corporation)

CDC5D23B - (CDC4D20 / CDC5D23B) POWER INDUCTORS (Sumida Corporation)

CDC7630 - Zero Bias Silicon Schottky Barrier Detector Diodes (Skyworks)

CDC7631 - Zero Bias Silicon Schottky Barrier Detector Diodes (Skyworks)

Full PDF Text Transcription

Click to expand full text

www.ti.com CDCM1804 SCAS697E – JULY 2003 – REVISED MAY 2005 1:3 LVPECL CLOCK BUFFER + ADDITIONAL LVCMOS OUTPUT AND PROGRAMMABLE DIVIDER FEATURES • Distributes One Differential Clock Input to Three LVPECL Differential Clock Outputs and One LVCMOS Single-Ended Output • Programmable Output Divider for Two LVPECL Outputs and LVCMOS Output • Low-Output Skew 15 ps (Typical) for Clock-Distribution Applications for LVPECL Outputs; 1.6-ns Output Skew Between LVCMOS and LVPECL Transitions Minimizing Noise • VCC Range 3 V–3.

Published: Jul 6, 2023 |