Download the CD74HCT4075 datasheet PDF.
This datasheet also covers the CD74HC4075 variant, as both devices belong to the same triple 3-input or gate family and are provided as variant models within a single manufacturer datasheet.
General Description
This device contains three independent 3-input OR gates.
Each gate performs the Boolean function Y = A + B + C in positive logic.
Key Features
LSTTL input logic compatible.
VIL(max) = 0.8 V, VIH(min) = 2 V.
CMOS input logic compatible.
II ≤ 1 µA at VOL, VOH.
Buffered inputs.
4.5 V to 5.5 V operation.
Wide operating temperature range:
-55°C to +125°C.
Supports fanout up to 10 LSTTL loads.
Significant power reduction compared to LSTTL
logic ICs
2.
Full PDF Text Transcription for CD74HCT4075 (Reference)
Note: Below is a high-fidelity text extraction (approx. 800 characters) for
CD74HCT4075. For precise diagrams, and layout, please refer to the original PDF.
CD74HCT4075, CD54HCT4075 SCHS408 – JUNE 2020 CDx4HCT4075 Triple 3-Input OR Gates 1 Features • LSTTL input logic compatible – VIL(max) = 0.8 V, VIH(min) = 2 V • CMOS input...
View more extracted text
input logic compatible – VIL(max) = 0.8 V, VIH(min) = 2 V • CMOS input logic compatible – II ≤ 1 µA at VOL, VOH • Buffered inputs • 4.5 V to 5.5 V operation • Wide operating temperature range: -55°C to +125°C • Supports fanout up to 10 LSTTL loads • Significant power reduction compared to LSTTL logic ICs 2 Applications • User fewer inputs to monitor error signals • Combine active-low enable signals 3 Description This device contains three independent 3-input OR gates. Each gate performs the Boolean function Y = A + B + C in positive logic. Device Information(1) PART NUMBER PACKAGE BODY SIZE (NOM) CD74HCT4075E PDIP (14) 19.
CD74HCT4075 Datasheet
