Datasheet4U Logo Datasheet4U.com

74ACT16823 - 18-BIT BUS-INTERFACE FLIP-FLOPS

Description

These 18-bit flip-flops feature 3-state outputs designed specifically for driving highly-capacitive or relatively low-impedance loads.

They are particularly suitable for implementing wider buffer registers, I/O ports, parity bus interfacing, and working registers.

📥 Download Datasheet

Full PDF Text Transcription

Click to expand full text
54ACT16823, 74ACT16823 18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SCAS160A – APRIL 1991 – REVISED APRIL 1996 D Members of the Texas Instruments Widebus  Family D Inputs Are TTL-Voltage Compatible D Provide Extra Data Width Necessary for Wider Address/Data Paths or Buses With Parity D Flow-Through Architecture Optimizes PCB Layout D Distributed VCC and GND Pin Configuration Minimizes High-Speed Switching Noise D EPIC (Enhanced-Performance Implanted CMOS) 1-µm Process D Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Pin Spacings description These 18-bit flip-flops feature 3-state outputs designed specifically for driving highly-ca
Published: |