SCAS160A - APRIL 1991 - REVISED APRIL 1996


- Members of the Texas Instruments
 Widebus™ Family
- Inputs Are TTL-Voltage Compatible
- Provide Extra Data Width Necessary for Wider Address/Data Paths or Buses With Parity
- Flow-Through Architecture Optimizes PCB Layout
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Pin Spacings

description

These 18-bit flip-flops feature 3-state outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, parity bus interfacing, and working registers.

The 'ACT16823 can be used as two 9-bit flip-flops or one 18-bit flip-flop. With the clock-enable (CLKEN) input low, the D-type flip-flops enter data on the low-to-high transitions of the clock. Taking CLKEN high disables the clock buffer, thus latching the outputs. Taking the clear (CLR) input low causes the Q outputs to go low independently of the clock.

54ACT16823 . . . WD PACKAGE 74ACT16823 . . . DL PACKAGE (TOP VIEW)



A buffered output-enable (OE) input can be used to place the outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.

OE does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The 74ACT16823 is packaged in the TI shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The 54ACT16823 is characterized for operation over the full military temperature range of 55°C to 125°C. The 74ACT16823 is characterized for operation from –40°C to 85°C



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.




SCAS160A - APRIL 1991 - REVISED APRIL 1996

FUNCTION TABLE (each 9-bit stage)

	INPUTS						
Œ	CLR	CLKEN	CLK	D	Q		
L	L	Х	Χ	Χ	L		
L	Н	L	\uparrow	Н	Н		
L	Н	L	\uparrow	L	L		
L	Н	L	L	Х	Q_0		
L	Н	Н	Χ	Х	Q_0		
Н	Χ	X	Χ	Х	Z		


logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



To Eight Other Channels



TEXAS INSTRUMENTS
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

54ACT16823, 74ACT16823 18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCAS160A - APRIL 1991 - REVISED APRIL 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)–0.	$5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, V _O (see Note 1)–0.	$5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V _{CC} or GND	±450 mA
Maximum package power dissipation at T _A = 55°C (in still air) (see Note 2): DL package	1.4 W
Storage temperature range, T _{Sto}	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 2)

		54ACT16823			74ACT16823			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage	2		7	2			V
V_{IL}	Low-level input voltage		Š	0.8			0.8	V
٧ _I	Input voltage	0	77/2	VCC	0		VCC	V
٧o	Output voltage	0	7	VCC	0		VCC	V
ІОН	High-level output current		2	-24			-24	mA
loL	Low-level output current	20	5	24			24	mA
Δt/Δν	Input transition rise or fall rate	0		10	0		10	ns/V
T _A	Operating free-air temperature	-55		125	-40		85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

^{2.} The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

SCAS160A - APRIL 1991 - REVISED APRIL 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	T _A = 25°C			54ACT	16823	74ACT	UNIT	
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP N	MAX	MIN	MAX	MIN	MAX	UNIT
			4.4			4.4		4.4		
	I _{OH} = -50 μA	5.5 V	5.4			5.4		5.4		
Voн	IOH = -24 mA	4.5 V	3.94			3.8		3.8		V
	10H = -24 IIIA	5.5 V	4.94			4.8		4.8		
	I _{OH} = -75 mA [†]	5.5 V				3.85		3.85		
	I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1	V
	ΙΟΣ = 50 μΑ	5.5 V			0.1		0.1		0.1	
V _{OL}	la 24 mA	4.5 V			0.36		0.44		0.44	
	$I_{OL} = 24 \text{ mA}$	5.5 V		(0.36		0.44		0.44	
	I _{OL} = 75 mA [†]	5.5 V				Ç)	1.65		1.65	
lį	$V_I = V_{CC}$ or GND	5.5 V		:	±0.1	20	±1		±1	μΑ
loz	$V_O = V_{CC}$ or GND	5.5 V		:	±0.5	Z.	±5		±5	μΑ
ICC	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80		80	μΑ
∆lcc [‡]	One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V			0.9		1		1	mA
C _i	V _I = V _{CC} or GND	5 V		3						pF
Co	$V_O = V_{CC}$ or GND	5 V		12						pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			T _A = 25°C		T _A = 25°C 54ACT16823		74ACT16823		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	ONII
f _{clock}	Clock frequency		0	90	0	90	0	90	MHz
t _W Pulse duration	Dulas duration	CLR low	3.3		3.3	1/5	3.3		ns
	ruise duration	CLK high or low	5.5		5.5	9E	5.5		115
		CLR inactive	0.5		0.5_	Q'	0.5		
t _{su}	Setup time before CLK↑	Data	7		3		7		ns
		CLKEN low	3.5		3.5		3.5		
4.	Hald Cara affair OLIC	Data	0.5		0.5		0.5		20
th	Hold time after CLK↑	CLKEN high or low	2.5		2.5		2.5		ns

[‡] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

54ACT16823, 74ACT16823 18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCAS160A - APRIL 1991 - REVISED APRIL 1996


switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T _A = 25°C			54ACT16823		74ACT16823		UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
f _{max}			90			90	4	90		MHz
^t PLH	CLK	Q	4.2	7.5	10.6	4.2	12.1	4.2	12.1	ns
^t PHL			4.8	8.3	11.5	4.8	12.9	4.8	12.9	115
^t PHL	CLR	Q	3.4	7.3	11.2	3.4	12.5	3.4	12.5	ns
^t PZH	ŌĒ	Q	2.4	5.9	9.5	2.4	10.7	2.4	10.7	nc
^t PZL			3.3	7.1	11.3	3.3	12.8	3.3	12.8	ns
^t PHZ		ŌĒ Q	5.5	7.6	9.7	5.5	10.3	5.5	10.3	nc
tPLZ	OE .		4.6	6.7	8.8	4.6	9.4	4.6	9.4	ns

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER			TEST CO	TYP	UNIT	
C _{pd}	Power discipation conscitance per flip flep	Outputs enabled	C 50 pE	f = 1 MHz	42	pF
	Power dissipation capacitance per flip-flop	Outputs disabled	$C_L = 50 \text{ pF},$	I = I IVIDZ	24	

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

50% V_CC

VOLTAGE WAVEFORMS

Out-of-Phase

Output

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

Output

Waveform 2

(see Note B)

S1 at GND

- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f = 3 \text{ ns}$, $t_f = 3 \text{ ns}$.
- D. The outputs are measured one at a time with one input transition per measurement.

۷он

VOL

50% V_{CC}

Figure 1. Load Circuit and Voltage Waveforms

۷он

≈ 0 V

80% V_{CC}

50% V_{CC}

VOLTAGE WAVEFORMS

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products, www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265