Datasheet4U Logo Datasheet4U.com

W3EG2256M72ASSR-JD3 - 4GB - 2x256Mx72 DDR SDRAM REGISTERED ECC

Download the W3EG2256M72ASSR-JD3 datasheet PDF. This datasheet also covers the W3EG2256M72ASSR-AJD3 variant, as both devices belong to the same 4gb - 2x256mx72 ddr sdram registered ecc family and are provided as variant models within a single manufacturer datasheet.

General Description

The W3EG2256M72ASSR is a 2x256Mx72 Double Data Rate SDRAM memory module based on 1Gb DDR SDRAM components.

The module consists of eighteen 512Mx4 stacks, in 66 pin TSOP packages mounted on a 184 pin FR4 substrate.

Synchronous design allows precise cycle control with the use of system clock.

Key Features

  • Double-data-rate architecture DDR200, and DDR266:.
  • JEDEC design specifications Bi-directional data strobes (DQS) Differential clock inputs (CK & CK#) Programmable Read Latency 2,2.5 (clock) Programmable Burst Length (2,4,8) Programmable Burst type (sequential & interleave) Edge aligned data output, center aligned data input. Auto and self refresh Serial presence detect Dual Rank Power supply: VCC = 2.5V ± 0.2V JEDEC standard 184 pin DIMM package www. DataSheet4U. com.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (W3EG2256M72ASSR-AJD3_WhiteElectronic.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number W3EG2256M72ASSR-JD3
Manufacturer White Electronic
File Size 243.20 KB
Description 4GB - 2x256Mx72 DDR SDRAM REGISTERED ECC
Datasheet download datasheet W3EG2256M72ASSR-JD3 Datasheet

Full PDF Text Transcription for W3EG2256M72ASSR-JD3 (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for W3EG2256M72ASSR-JD3. For precise diagrams, and layout, please refer to the original PDF.

White Electronic Designs W3EG2256M72ASSR-JD3 -AJD3 PRELIMINARY* 4GB – 2x256Mx72 DDR SDRAM REGISTERED ECC, w/PLL FEATURES Double-data-rate architecture DDR200, and DDR266:...

View more extracted text
ECC, w/PLL FEATURES Double-data-rate architecture DDR200, and DDR266: • JEDEC design specifications Bi-directional data strobes (DQS) Differential clock inputs (CK & CK#) Programmable Read Latency 2,2.5 (clock) Programmable Burst Length (2,4,8) Programmable Burst type (sequential & interleave) Edge aligned data output, center aligned data input. Auto and self refresh Serial presence detect Dual Rank Power supply: VCC = 2.5V ± 0.2V JEDEC standard 184 pin DIMM package www.DataSheet4U.com DESCRIPTION The W3EG2256M72ASSR is a 2x256Mx72 Double Data Rate SDRAM memory module based on 1Gb DDR SDRAM components.