Datasheet4U Logo Datasheet4U.com

VT73127 - 27 MHz 3.3V VCXO with Output Enable

Description

The Vaishali VT73127 is a single-chip, low-jitter Voltage-Controlled-Crystal-Oscillator.

The device accepts a 27 MHz, 20 pF crystal input, and produces a low jitter output at the same frequency.

The output is enabled when OE is logic HIGH and goes into high impedance state when OE is logic LOW.

Features

  • =.
  • =.
  • = 3.3V operating voltage Uses inexpensive pullable crystals 12mA drive capability at TTL levels.
  • =.
  • =.
  • = On-chip oscillator with 200 ppm pull range (±100 ppm) Active High output enable Die only Figure 1. Functional Block Diagram VDD1 VDD2 VIN X2 27 MHz Pullable Crystal Load Cap Control Output Buffer Load Caps Oscillator CLK OE X1 GND GND 2001-08-06 Vaishali Semiconductor Page 1 www. vaishali. com 747 Camden Avenue, Suite C Campbell.

📥 Download Datasheet

Datasheet Details

Part number VT73127
Manufacturer Vaishali Semiconductor
File Size 39.71 KB
Description 27 MHz 3.3V VCXO with Output Enable
Datasheet download datasheet VT73127 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
VT7-705-C SMD VC-TCXO QUARTZCOM the communications company
VT7202 1024 x 9 FIFO Memory VLSI
VT7203 2048 x 8 FIFO Memory VLSI
VT760 Trench MOS Barrier Schottky Rectifier Vishay
VT760-E3 Trench MOS Barrier Schottky Rectifier Vishay

Other Datasheets by Vaishali Semiconductor

Part Number Description
VT73227 VCXO (Voltage-Controlled Crystal Oscillator) 27 MHz 3.3V
VT73227-S1 VCXO (Voltage-Controlled Crystal Oscillator) 27 MHz 3.3V
VT73227-S1X VCXO (Voltage-Controlled Crystal Oscillator) 27 MHz 3.3V
VT73LVP10 TTL to Differential LVPECL Translator
VT73LVP10M TTL to Differential LVPECL Translator

Full PDF Text Transcription

Click to expand full text
Preliminary VT73127 27 MHz 3.3V VCXO with Output Enable Applications •= Crystal-driven clock source General Description The Vaishali VT73127 is a single-chip, low-jitter Voltage-Controlled-Crystal-Oscillator. The device accepts a 27 MHz, 20 pF crystal input, and produces a low jitter output at the same frequency. The output is enabled when OE is logic HIGH and goes into high impedance state when OE is logic LOW. A 0 to 3.0V control signal is used to fine tune the output clock frequency in the ±100ppm range. Features •= •= •= 3.3V operating voltage Uses inexpensive pullable crystals 12mA drive capability at TTL levels •= •= •= On-chip oscillator with 200 ppm pull range (±100 ppm) Active High output enable Die only Figure 1.
Published: |