Datasheet4U Logo Datasheet4U.com

CXL5515P - CMOS-CCD 1H Delay Line for PAL

Description

The CXL5515M/P are CMOS-CCD delay line ICs designed for processing video signals.

This ICs provide a 1H delay time for PAL chroma signals including the external lowpass filter.

Features

  • Single 5V power supply.
  • Low power consumption.
  • Built-in peripheral circuit.
  • Built-in tripling PLL circuit.
  • Center bias mode Absolute Maximum Ratings (Ta = 25°C).
  • Supply voltage VDD +6.
  • Operating temperature Topr.
  • 10 to +60.
  • Storage temperature Tstg.
  • 55 to +150.
  • Allowable power dissipation PD CXL5515M 350 CXL5515P 480 Recommended Operating Range (Ta = 25˚C) VDD 5V ± 5% Recommended Clock Conditions (T.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CXL5515M/P CMOS-CCD 1H Delay Line for PAL Description The CXL5515M/P are CMOS-CCD delay line ICs designed for processing video signals. This ICs provide a 1H delay time for PAL chroma signals including the external lowpass filter. Features • Single 5V power supply • Low power consumption • Built-in peripheral circuit • Built-in tripling PLL circuit • Center bias mode Absolute Maximum Ratings (Ta = 25°C) • Supply voltage VDD +6 • Operating temperature Topr –10 to +60 • Storage temperature Tstg –55 to +150 • Allowable power dissipation PD CXL5515M 350 CXL5515P 480 Recommended Operating Range (Ta = 25˚C) VDD 5V ± 5% Recommended Clock Conditions (Ta = 25˚C) • Input clock amplitude VCLK 0.2 to 1.0Vp-p (0.4Vp-p Typ.) • Clock frequency fCLK 4.
Published: |