Datasheet4U Logo Datasheet4U.com

CXL5512M - CMOS-CCD 1H Delay Line for NTSC

Description

The CXL5512M/P are CMOS-CCD delay line ICs designed for processing video signals.

This ICs provide a 1H delay time for NTSC signals including the external lowpass filter.

Features

  • Single 5 V power supply.
  • Low power consumption.
  • Built-in peripheral circuit.
  • Built-in tripling PLL circuit.
  • Sync tip clamp mode Absolute Maximum Ratings (Ta=25 °C).
  • Supply voltage VDD +6.
  • Operating temperature Topr.
  • 10 to +60.
  • Storage temperature Tstg.
  • 55 to +150.
  • Allowable power dissipation PD CXL5512M 350 CXL5512P 480 Recommended Operating Range (Ta=25 ˚C) VDD 5 V±5 % Recommended Clock Conditions.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CXL5512M/P CMOS-CCD 1H Delay Line for NTSC Description The CXL5512M/P are CMOS-CCD delay line ICs designed for processing video signals. This ICs provide a 1H delay time for NTSC signals including the external lowpass filter. Features • Single 5 V power supply • Low power consumption • Built-in peripheral circuit • Built-in tripling PLL circuit • Sync tip clamp mode Absolute Maximum Ratings (Ta=25 °C) • Supply voltage VDD +6 • Operating temperature Topr –10 to +60 • Storage temperature Tstg –55 to +150 • Allowable power dissipation PD CXL5512M 350 CXL5512P 480 Recommended Operating Range (Ta=25 ˚C) VDD 5 V±5 % Recommended Clock Conditions (Ta=25 ˚C) • Input clock amplitude VCLK 400mVp-p (Typ.) • Clock frequency fCLK 3.
Published: |