Datasheet4U Logo Datasheet4U.com

CXL5005P - CMOS-CCD 1H Delay Line for NTSC with PLL

Description

The CXL5005M/P are general-purpose CCD delay line ICs which provide 1H delay time of NTSC.

Features

  • Low power consumption 90mW (Typ. ).
  • Small size package (14-pin SOP, DIP).
  • Low differential gain DG = 3% (Typ. ).
  • Input signal ampiitude 180 IRE (= 1.28Vp-p, max. ).
  • Low input clock amplitude operation 200mVp-p (Min. ).
  • Built-in triple PLL circuit.
  • Built-in peripheral circuits (clock driver, timing generator, auto-bias and output circuits) Functions.
  • 680-bit CCD register.
  • Clock drivers.
  • Autobias circuit.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CXL02TG3 HIGH PERFORMANCE ACCELEROMETER ACEINNA
CXL04GP1 GENERAL PURPOSE ACCELEROMETER ACEINNA
CXL04GP3 GENERAL PURPOSE ACCELEROMETER ACEINNA
CXL10GP1 GENERAL PURPOSE ACCELEROMETER ACEINNA
CXL10GP3 GENERAL PURPOSE ACCELEROMETER ACEINNA

Other Datasheets by Sony Semiconductor Solutions

Part Number Description
CXL5005M CMOS-CCD 1H Delay Line for NTSC with PLL
CXL5001M CMOS-CCD 1H Delay Line for NTSC
CXL5001P CMOS-CCD 1H Delay Line for NTSC
CXL5002M CMOS-CCD 1/2H Delay Line for NTSC
CXL5002P CMOS-CCD 1/2H Delay Line for NTSC

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CXL5005M/P CMOS-CCD 1H Delay Line for NTSC with PLL Description The CXL5005M/P are general-purpose CCD delay line ICs which provide 1H delay time of NTSC. Features • Low power consumption 90mW (Typ.) • Small size package (14-pin SOP, DIP) • Low differential gain DG = 3% (Typ.) • Input signal ampiitude 180 IRE (= 1.28Vp-p, max.) • Low input clock amplitude operation 200mVp-p (Min.
Published: |