Datasheet4U Logo Datasheet4U.com

CXL5003P - CMOS-CCD 1H Delay Line for PAL

Description

The CXL5003M/P are general-purpose CMOS-CCD delay line ICs that provide 1H delay time for PAL.

Features

  • Low power consumption 110mW (Typ. ).
  • Small size package (8-pin SOP, DIP).
  • Low differential gain DG = 3% (Typ. ).
  • Input signal amplitude 180 IRE (= 1.28Vp-p, Max. ).
  • Low input clock amplitude operation 150mVp-p (Min. ).
  • Built-in peripheral circuits (clock driver, timing generator, autobias, and output circuits) Functions.
  • 848-bit CCD register.
  • Clock drivers.
  • Autobias circuit.
  • Sync tip clamp circuit.
  • Sa.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CXL5003M/P CMOS-CCD 1H Delay Line for PAL Description The CXL5003M/P are general-purpose CMOS-CCD delay line ICs that provide 1H delay time for PAL. Features • Low power consumption 110mW (Typ.) • Small size package (8-pin SOP, DIP) • Low differential gain DG = 3% (Typ.) • Input signal amplitude 180 IRE (= 1.28Vp-p, Max.) • Low input clock amplitude operation 150mVp-p (Min.
Published: |