Datasheet4U Logo Datasheet4U.com

SI5346 - ANY-OUTPUT JITTER ATTENUATORS

Description

The Si5347 is a high performance jitter attenuating clock multiplier which integrates four any-frequency DSPLLs for applications that require maximum integration and independent timing paths.

The Si5346 is a dual DSPLL version in a smaller package.

Features

  • Four or two independent DSPLLs in a.
  • Automatic free-run and holdover modes single monolithic IC.
  • Fastlock feature for low nominal.
  • Each DSPLL generates any output bandwidths frequency from any input frequency.
  • Input frequency range:.
  • Glitchless on-the-fly DSPLL frequency changes.
  • Differential: 8 kHz to 750 MHz.
  • DCO mode: as low as 0.01 ppb steps.
  • LVCMOS: 8 kHz to 250 MHz.
  • Output frequency range: per DSPLL.
  • Core voltage:.
  • Di.

📥 Download Datasheet

📁 Similar Datasheet

  • Si5346 - Any-output Jitter Attenuators (Skyworks)
  • Si5340 - Any-Output Clock Generator (Skyworks)
  • Si5341 - Any-Output Clock Generator (Skyworks)
  • Si5342 - Any-Output Jitter Attenuator/Clock Multiplier (Skyworks)
  • Si5344 - Any-Output Jitter Attenuator/Clock Multiplier (Skyworks)
  • Si5345 - Any-Output Jitter Attenuator/Clock Multiplier (Skyworks)
  • Si5347 - Any-output Jitter Attenuators (Skyworks)
  • Si5348 - Network Synchronizer (Skyworks)
  • Si530 - CRYSTAL OSCILLATOR (Skyworks)
  • Si53019-A01A - 19-OUTPUT PCIE GEN 3 BUFFER (Skyworks)
Other Datasheets by Silicon Laboratories
  • Si534 - QUAD FREQUENCY CRYSTAL OSCILLATOR
  • Si5340 - CLOCK GENERATOR
  • Si5341 - CLOCK GENERATOR
  • Si5341-40-RM - CLOCK GENERATOR
  • SI5342 - ANY-OUTPUT JITTER ATTENUATOR/CLOCK MULTIPLIER
  • SI5344 - ANY-OUTPUT JITTER ATTENUATOR/CLOCK MULTIPLIER
  • SI5345 - ANY-OUTPUT JITTER ATTENUATOR/CLOCK MULTIPLIER
  • SI5347 - ANY-OUTPUT JITTER ATTENUATORS

Full PDF Text Transcription

Click to expand full text
Si5347/46 D UAL/ Q UAD D S P L L A NY- F REQUENCY, A NY- O UTPUT J ITTER A TTENUATORS Si5347C/D Features  Four or two independent DSPLLs in a  Automatic free-run and holdover modes single monolithic IC  Fastlock feature for low nominal  Each DSPLL generates any output bandwidths frequency from any input frequency  Input frequency range:  Glitchless on-the-fly DSPLL frequency changes Differential: 8 kHz to 750 MHz  DCO mode: as low as 0.01 ppb steps LVCMOS: 8 kHz to 250 MHz  Output frequency range: per DSPLL  Core voltage: Differential: up to 712.5 MHz VDD: 1.8 V ±5% LVCMOS: up to 250 MHz  Ultra low jitter: VDDA: 3.3 V ±5%  Independent output clock supply pins: <100 fs typ (12 kHz–20 MHz) 3.3, 2.5, or 1.
Published: |