


### DUAL/QUAD DSPLL ANY-FREQUENCY, ANY-OUTPUT JITTER ATTENUATORS


### **Features**

- Four or two independent DSPLLs in a single monolithic IC
- Each DSPLL generates any output frequency from any input frequency
- Input frequency range:
  - Differential: 8 kHz to 750 MHz
  - LVCMOS: 8 kHz to 250 MHz
- Output frequency range:
  - Differential: up to 712.5 MHz
  - LVCMOS: up to 250 MHz
- Ultra low jitter:
  - <100 fs typ (12 kHz-20 MHz)
- Flexible crosspoints route any input to any output clock
- Programmable jitter attenuation bandwidth per DSPLL: 0.1 Hz to 4 kHz programming range
- Highly configurable outputs compatible with LVDS, LVPECL, LVCMOS, CML, and HCSL with programmable signal amplitude
- Status monitoring (LOS, OOF, LOL)
- Hitless input clock switching: automatic or manual
- Locks to gapped clock inputs

- Automatic free-run and holdover modes
- Fastlock feature for low nominal bandwidths
- Glitchless on-the-fly DSPLL frequency changes
- DCO mode: as low as 0.01 ppb steps per DSPLL
- Core voltage:
  - V<sub>DD</sub>: 1.8 V ±5%
  - V<sub>DDA</sub>: 3.3 V ±5%
- Independent output clock supply pins: 3.3, 2.5, or 1.8 V
- Output-output skew:
  - <20 ps (typ) per DSPLL</li>
- Serial interface: I<sup>2</sup>C or SPI
- In-circuit programmable with non-volatile OTP memory
- ClockBuilder<sup>TM</sup> Pro software tool simplifies device configuration
- Si5347: Quad DSPLL, 4 input, 4 or 8 output, 64 QFN
- Si5346: Dual DSPLL, 4 input, 4 output, 44 QFN
- Temperature range: -40 to +85 °C
- Pb-free, RoHS-6 compliant



### **Functional Block Diagram**



# Si5346 XA XB OSC IN0 OF AFRAC IN1 OF AFRAC IN2 OF AFRAC IN3 OF AFRAC IN4 OF AFRAC IN5 OF AFRAC IN6 OF AFRAC IN7 OF AFRAC IN7 OF AFRAC IN8 OF AFRAC IN9 OF AFRAC IN1 OF AFRAC IN1 OF AFRAC IN2 OF AFRAC IN3 OF AFRAC IN4 OF AFRAC IN5 OF AFRAC IN6 OF AFRAC IN7 OF AFRAC IN7 OF AFRAC IN8 OF AFRAC IN9 OF AFRA

### **Device Selector Guide**

Grade	PLLs/OUTs	Max Output Freq	Frequency Synthesis Modes
Si5347A	4/8	712.5 MHz	Integer + Fractional
Si5347C	4/4	712.5 MHz	Integer + Fractional
Si5346A	2/4	712.5 MHz	Integer + Fractional
Si5347B	4/8	350 MHz	Integer + Fractional
Si5347D	4/4	350 MHz	Integer + Fractional
Si5346B	2/4	350 MHz	Integer + Fractional

### **Applications**

- OTN Muxponders and Transponders
- 10/40/100G network line cards
- GbE/10 GbE/100 GbE Synchronous Ethernet (ITU-T G.8262)
- Carrier Ethernet switches
- Broadcast video

### Description

The Si5347 is a high performance jitter attenuating clock multiplier which integrates four any-frequency DSPLLs for applications that require maximum integration and independent timing paths. The Si5346 is a dual DSPLL version in a smaller package. Each DSPLL has access to any of the four inputs and can provide low jitter clocks on any of the device outputs. Based on 4<sup>th</sup> generation DSPLL technology, these devices provide any-frequency conversion with typical jitter performance under 100 fs. Each DSPLL supports independent free-run, holdover modes of operation, as well as automatic and hitless input clock switching. The Si5347/46 is programmable via a serial interface with in-circuit programmable non-volatile memory so that it always powers up in a known configuration. Programming the Si5347/46 is easy with Silicon Labs' ClockBuilder Pro software. Factory pre-programmed devices are also available.

### Si5347/46

### TABLE OF CONTENTS

1. Typical Application Schematic	3
2. Electrical Specifications	4
3. Typical Operating Characteristics (Jitter and Phase Noise)	22
4. Detailed Block Diagram	
5. Functional Description	
5.1. Frequency Configuration	
5.2. DSPLL Loop Bandwidth	
5.3. Modes of Operation	26
5.4. Digitally-Controlled Oscillator (DCO) Mode	
5.5. External Reference (XA/XB)	
5.6. Inputs (IN0, IN1, IN2, IN3)	
5.7. Fault Monitoring	
5.8. Outputs	
5.9. Power Management	41
5.10. In-Circuit Programming	
5.11. Serial Interface	
5.12. Custom Factory Preprogrammed Parts	41
5.13. How to Enable Features and/or Configuration Settings Not Available in	
ClockBuilder Pro for Factory Pre-programmed Devices	42
6. Register Map	
7. Pin Descriptions	
8. Ordering Guide	52
8.1. Ordering Part Number Fields	52
9. Package Outlines	
9.1. Si5347 9x9 mm 64-QFN Package Diagram	53
9.2. Si5346 7x7 mm 44-QFN Package Diagram	54
10. PCB Land Pattern	
11. Top Marking	
12. Device Errata	57
Document Change List	58
Contact Information	59



### 1. Typical Application Schematic




Figure 1. Using the Si5347 to Clean Gapped Clocks in an OTN Application



3

### 2. Electrical Specifications

**Table 1. Recommended Operating Conditions** 

 $(V_{DD} = 1.8 \text{ V } \pm 5\%, V_{DDA} = 3.3 \text{ V } \pm 5\%, T_A = -40 \text{ to } 85 \text{ °C})$ 

Parameter	Symbol	Min	Тур	Max	Unit
Ambient Temperature	T <sub>A</sub>	-40	25	85	°C
Junction Temperature	TJ <sub>MAX</sub>	_	_	125	°C
Core Supply Voltage	V <sub>DD</sub>	1.71	1.80	1.89	V
	$V_{DDA}$	3.14	3.30	3.47	V
Output Driver Supply Voltage	V <sub>DDO</sub>	3.14	3.30	3.47	V
		2.38	2.50	2.62	V
		1.71	1.80	1.89	V
Status Pin Supply Voltage	V <sub>DDS</sub>	3.14	3.30	3.47	V
		1.71	1.80	1.89	V

**Note:** All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions. Typical values apply at nominal supply voltages and an operating temperature of 25 °C unless otherwise noted.


### **Table 2. DC Characteristics**

 $(V_{DD} = 1.8 \text{ V} \pm 5\%, V_{DDA} = 3.3 \text{ V} \pm 5\%, V_{DDO} = 1.8 \text{ V} \pm 5\%, 2.5 \text{ V} \pm 5\%, \text{ or } 3.3 \text{ V} \pm 5\%, T_A = -40 \text{ to } 85 \text{ °C})$ 

Parameter	Symbol	Test Co	ondition	Min	Тур	Max	Unit
Core Supply Current	I <sub>DD</sub>	Si5347	Notes 1, 2		175	240	mA
		Si5346		_	170	230	mA
	I <sub>DDA</sub>	Si5347		_	120	130	mA
		Si5346			120	130	mA

### Notes:

- 1. Si5347 test configuration: 7 x 2.5 V LVDS outputs enabled @156.25 MHz. Excludes power in termination resistors.
- 2. Si5346 test configuration: 4 x 2.5 V LVDS outputs enabled @ 156.25 MHz. Excludes power in termination resistors.
- **3.** Differential outputs terminated into an AC coupled 100  $\Omega$  load.
- 4. LVCMOS outputs measured into a 5-inch 50 Ω PCB trace with 5 pF load. The LVCMOS outputs were set to OUTx\_CMOS\_DRV = 3, which is the strongest driver setting. Refer to the Si5347/46 Family Reference Manual for more details on register settings.
- 5. Detailed power consumption for any configuration can be estimated using ClockBuilder Pro when an evaluation board (EVB) is not available. All EVBs support detailed current measurements for any configuration.







### **Table 2. DC Characteristics (Continued)**

 $(V_{DD} = 1.8 \text{ V} \pm 5\%, V_{DDA} = 3.3 \text{ V} \pm 5\%, V_{DDO} = 1.8 \text{ V} \pm 5\%, 2.5 \text{ V} \pm 5\%, \text{ or } 3.3 \text{ V} \pm 5\%, T_A = -40 \text{ to } 85 \text{ °C})$ 

Parameter	Symbol	Test Co	ndition	Min	Тур	Max	Unit
Output Buffer Supply Current	I <sub>DDO</sub>		LVPECL Output <sup>3</sup> @ 156.25 MHz		21	25	mA
		LVDS Output <sup>3</sup> @ 156.25 MHz		_	15	18	mA
		3.3V LVCMOS <sup>4</sup> output @ 156.25 MHz		_	21	25	mA
		2.5V LVCMOS <sup>4</sup> output @ 156.25 MHz		_	16	18	mA
		1.8V LVCMOS <sup>4</sup> output @ 156.25 MHz		_	12	13	mA
Total Power Dissipation	P <sub>d</sub>	Si5347	Note 1,5	_	980	1160	mW
		Si5346	Note <sup>2,5</sup>	_	840	1000	mW

### Notes:

- 1. Si5347 test configuration: 7 x 2.5 V LVDS outputs enabled @156.25 MHz. Excludes power in termination resistors.
- 2. Si5346 test configuration: 4 x 2.5 V LVDS outputs enabled @ 156.25 MHz. Excludes power in termination resistors.
- 3. Differential outputs terminated into an AC coupled 100  $\Omega$  load.
- **4.** LVCMOS outputs measured into a 5-inch 50  $\Omega$  PCB trace with 5 pF load. The LVCMOS outputs were set to OUTx\_CMOS\_DRV = 3, which is the strongest driver setting. Refer to the Si5347/46 Family Reference Manual for more details on register settings.
- 5. Detailed power consumption for any configuration can be estimated using ClockBuilder Pro when an evaluation board (EVB) is not available. All EVBs support detailed current measurements for any configuration.

## Differential Output Test Configuration LVCMOS Output Test Configuration Trace length 5 $499 \Omega$ $0.1 \mu F$ $50 \Omega Scope Input$ $499 \Omega$ $0.1 \mu F$ 0.



**Table 3. Input Specifications** 

 $(V_{DD} = 1.8 \text{ V } \pm 5\%, V_{DDA} = 3.3 \text{ V } \pm 5\%, T_A = -40 \text{ to } 85 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Standard Differential or	Single-End	ed/LVCMOS — AC-coupled	(IN0, IN1	, IN2, IN3/F	B_IN)	
Input Frequency Range	f <sub>IN_DIFF</sub>	Differential	0.008	_	750	MHz
		Single-ended/LVCMOS	0.008	_	250	
Input Voltage Swing	V <sub>IN_DIFF</sub>	f <sub>IN</sub> < 250 MHz, Differential	100	_	1800	mVpp_se
		250 MHz < f <sub>IN</sub> < 750 MHz, Differential	225	_	1800	mVpp_se
Input Voltage Amplitude	V <sub>IN_SE</sub>	f <sub>IN</sub> < 250 MHz, Single- ended	100	_	3600	mVpp_se
Slew Rate <sup>1,2</sup>	SR		400	_	_	V/µs
Duty Cycle	DC		40	_	60	%
Capacitance	C <sub>IN</sub>		_	2	_	pF
Pulsed CMOS — DC-cou	ıpled (IN0, I	N1, IN2, IN3) <sup>3</sup>		l .		
Input Frequency	f <sub>IN</sub> PULSED		0.008	_	250	MHz
Input Voltage	V <sub>IL</sub>		-0.2	_	0.33	V
	V <sub>IH</sub>		0.49	_	_	V
Slew Rate <sup>1,2</sup>	SR		400	_	_	V/µs
Minimum Pulse Width	PW	Pulse Input	1.6	_	_	ns
Input Resistance	R <sub>IN</sub>		_	8	_	kΩ
REFCLK (Applied to XA/	XB)					
REFCLK Frequency	f <sub>IN_REF</sub>	Frequency range for best output jitter performance	48	_	54	MHz
Input Voltage Swing	V <sub>IN_DIFF</sub>		365	_	2500	mVpp_diff
	V <sub>IN_SE</sub>		365	_	2000	mVpp_se
Slew rate <sup>1,2</sup>	SR	Imposed for best jitter per- formance	400	_	_	V/µs
Input Duty Cycle	DC		40	_	60	%

### Notes:

- **1.** Imposed for jitter performance.
- 2. Rise and fall times can be estimated using the following simplified equation:  $tr/tf_{80-20} = ((0.8 0.2) \times V_{IN\_Vpp\_se}) / SR$ .
- 3. Pulsed CMOS mode is intended primarily for single-ended LVCMOS input clocks ≤ 1 MHz, which must be dc-coupled because they have a duty cycle significantly less than 50%. A typical application example is a low frequency video frame sync pulse. Since the input thresholds (VIL, VIH) of this buffer are non-standard (0.33 and 0.49 V, respectively), refer to the input attenuator circuit for DC-coupled Pulsed LVCMOS in the Si5347-46 Family Reference Manual. Otherwise, for standard LVCMOS input clocks, use the Standard AC-coupled, Single-ended input mode.



**Table 4. Serial and Control Input Pin Specifications** 

 $(V_{DD} = 1.8 \text{ V} \pm 5\%, V_{DDA} = 3.3 \text{ V} \pm 5\%, V_{DDS} = 3.3 \text{ V} \pm 5\%, 1.8 \text{ V} \pm 5\%, T_A = -40 \text{ to } 85 \text{ °C})$ 

Parameter	Symbol	<b>Test Condition</b>	Min	Тур	Max	Unit
Si5347 Serial and Control Inp DSPLL_SEL[1:0])	out Pins (I2C_SE	L, RST, OE0, A1/S	SDO, SCLK, A	.0/CS, F	INC, A0/CS, SI	DA/SDIO
Input Voltage	V <sub>IL</sub>		_	_	0.3 x V <sub>DDIO</sub> <sup>1</sup>	V
	V <sub>IH</sub>		0.7 x V <sub>DDIO</sub> <sup>1</sup>	_	_	V
Input Capacitance	C <sub>IN</sub>		_	2	_	pF
Input Resistance	R <sub>L</sub>		_	20	_	kΩ
Minimum Pulse Width	PW	RST, FINC	100		_	ns
Update Rate	F <sub>UR</sub>	FINC	_	_	1	MHz
Si5347 Control Input Pins (FI	DEC, OE1)		I			
Input Voltage	V <sub>IL</sub>		_	_	0.3 x V <sub>DDS</sub>	V
	V <sub>IH</sub>		0.7 x V <sub>DDS</sub>	_	_	V
Input Capacitance	C <sub>IN</sub>		_	2	_	pF
Minimum Pulse Width	PW	FDEC	100		_	ns
Update Rate	F <sub>UR</sub>	FDEC	_	_	1	MHz
Si5346 Serial and Control Inp	out Pins (I2C_SE	L, RST, OE0, OE	1, A1/SDO, SO	CLK, A0	/CS, SDA/SDI	<b>O</b> )
Input Voltage	V <sub>IL</sub>		_	_	0.3 x V <sub>DDIO</sub> <sup>1</sup>	V
	V <sub>IH</sub>		0.7 x V <sub>DDIO</sub> <sup>1</sup>	_	_	V
Input Capacitance	C <sub>IN</sub>		_	2	_	pF
Input Resistance	R <sub>L</sub>		_	20	_	kΩ
Minimum Pulse Width	PW	RST	100	_	_	ns

### **Table 5. Differential Clock Output Specifications**

 $(V_{DD} = 1.8 \text{ V} \pm 5\%, V_{DDA} = 3.3 \text{V} \pm 5\%, V_{DDO} = 1.8 \text{ V} \pm 5\%, 2.5 \text{ V} \pm 5\%, \text{ or } 3.3 \text{ V} \pm 5\%, T_A = -40 \text{ to } 85 \text{ °C})$ 

Parameter	Symbol	Test Cor	ndition	Min	Тур	Max	Unit	
Output Frequency	f <sub>OUT</sub>			0.0001	_	712.5	MHz	
Duty Cycle	DC	f <sub>OUT</sub> < 40	00 MHz	48	_	52	%	
		400 MHz < f <sub>OUT</sub> < 712.5 MHz		44	_	55	%	
Output-Output Skew	T <sub>SK</sub>	Differential Output, Normal Swing Mode		_	20	50	ps	
		Differentia Low Power S	•	_	20	100	ps	
OUT-OUT Skew	T <sub>SK_OUT</sub>	Measured from the positive to negative output pins		_	0	100	ps	
Output Voltage Amplitude <sup>1</sup>	Normal Mode							
	V <sub>OUT</sub>	V <sub>DDO</sub> = 3.3 V, 2.5 V, or 1.8 V	LVDS	350	470	550	mVpp_se	
		V <sub>DDO</sub> = 3.3 V, 2.5 V	LVPECL	660	810	1000		
	Low Power Mode							
	V <sub>OUT</sub>	V <sub>DDO</sub> = 3.3 V, 2.5 V, or 1.8 V	LVDS	300	420	530	mVpp_se	
		V <sub>DDO</sub> = 3.3 V, 2.5 V	LVPECL	620	820	1060		

### Notes:

8

- 1. Output amplitude and common mode voltage are programmable through register settings and can be stored in NVM. Each output driver can be programmed independently. The typical normal mode (or low power mode) LVDS maximum is 100 mV (or 80 mV) higher than the TIA/EIA-644 maximum.Refer to the Si5347/46 Family Reference Manual for more suggested output settings. Not all combinations of voltage amplitude and common mode voltages settings are possible.
- 2. Driver output impedance depends on selected output mode (Normal, Low Power). Refer to the Si5347/46 Family Reference Manual for more information.
- 3. Measured for 156.25 MHz carrier frequency. Sinewave noise added to VDDO (1.8 V = 50 mVpp, 2.5 V/ 3.3 V = 100 mVpp) and noise spur amplitude measured.
- 4. Measured across two adjacent outputs, both in LVDS mode, with the victim running at 155.52 MHz and the aggressor at 156.25 MHz. Refer to application note, "AN862: Optimizing Si534x Jitter Performance in Next Generation Internet Infrastructure Systems", guidance on crosstalk minimization. Note that all active outputs must be terminated when measuring crosstalk.





### **Table 5. Differential Clock Output Specifications (Continued)**

 $(V_{DD} = 1.8 \text{ V} \pm 5\%, V_{DDA} = 3.3 \text{V} \pm 5\%, V_{DDO} = 1.8 \text{ V} \pm 5\%, 2.5 \text{ V} \pm 5\%, \text{ or } 3.3 \text{ V} \pm 5\%, T_A = -40 \text{ to } 85 \text{ °C})$ 

Parameter	Symbol	Test Co	ndition	Min	Тур	Max	Unit
Common Mode Voltage <sup>1,2,3</sup>	Normal Mo	ode or Low Pow	er Modes				
	V <sub>CM</sub>	$V_{DDO} = 3.3 \text{ V}$	LVDS	1.10	1.25	1.35	V
			LVPECL	1.90	2.05	2.15	
		V <sub>DDO</sub> = 2.5 V	LVPECL, LVDS	1.15	1.25	1.35	
		V <sub>DDO</sub> = 1.8 V	sub-LVDS	0.87	0.93	1.00	
Rise and Fall Times	t <sub>R</sub> /t <sub>F</sub>	Normal	Mode	_	170	240	ps
(20% to 80%)		Low Power Mode		_	300	430	
Differential Output Impedance <sup>2</sup>	Z <sub>O</sub>	Normal Mode		_	100	_	Ω
		Low Pow	er Mode	_	650	_	Ω

### Notes:

- 1. Output amplitude and common mode voltage are programmable through register settings and can be stored in NVM. Each output driver can be programmed independently. The typical normal mode (or low power mode) LVDS maximum is 100 mV (or 80 mV) higher than the TIA/EIA-644 maximum.Refer to the Si5347/46 Family Reference Manual for more suggested output settings. Not all combinations of voltage amplitude and common mode voltages settings are possible.
- 2. Driver output impedance depends on selected output mode (Normal, Low Power). Refer to the Si5347/46 Family Reference Manual for more information.
- 3. Measured for 156.25 MHz carrier frequency. Sinewave noise added to VDDO (1.8 V = 50 mVpp, 2.5 V/ 3.3 V = 100 mVpp) and noise spur amplitude measured.
- 4. Measured across two adjacent outputs, both in LVDS mode, with the victim running at 155.52 MHz and the aggressor at 156.25 MHz. Refer to application note, "AN862: Optimizing Si534x Jitter Performance in Next Generation Internet Infrastructure Systems", guidance on crosstalk minimization. Note that all active outputs must be terminated when measuring crosstalk.





### **Table 5. Differential Clock Output Specifications (Continued)**

 $(V_{DD} = 1.8 \text{ V} \pm 5\%, V_{DDA} = 3.3 \text{V} \pm 5\%, V_{DDO} = 1.8 \text{ V} \pm 5\%, 2.5 \text{ V} \pm 5\%, \text{ or } 3.3 \text{ V} \pm 5\%, T_A = -40 \text{ to } 85 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Power Supply Noise Rejection <sup>3</sup>	PSRR	Normal Mode	1			
		10 kHz sinusoidal noise	_	-93	_	dBc
		100 kHz sinusoidal noise	_	-93	_	
		500 kHz sinusoidal noise	_	-84	_	
		1 MHz sinusoidal noise	_	-79	_	
		Low Power Mode	•			
		10 kHz sinusoidal noise	_	-98	_	dBc
		100 kHz sinusoidal noise	_	-95	_	
		500 kHz sinusoidal noise	_	-84	_	
		1 MHz sinusoidal noise	_	-76	_	
Output-output Crosstalk <sup>4</sup>	XTALK	Si5347	_	-75	_	dB
		Si5346	_	-85	_	dB

### Notes

- Output amplitude and common mode voltage are programmable through register settings and can be stored in NVM.
   Each output driver can be programmed independently. The typical normal mode (or low power mode) LVDS maximum is 100 mV (or 80 mV) higher than the TIA/EIA-644 maximum.Refer to the Si5347/46 Family Reference Manual for more suggested output settings. Not all combinations of voltage amplitude and common mode voltages settings are possible.
- 2. Driver output impedance depends on selected output mode (Normal, Low Power). Refer to the Si5347/46 Family Reference Manual for more information.
- 3. Measured for 156.25 MHz carrier frequency. Sinewave noise added to VDDO (1.8 V = 50 mVpp, 2.5 V/ 3.3 V = 100 mVpp) and noise spur amplitude measured.
- 4. Measured across two adjacent outputs, both in LVDS mode, with the victim running at 155.52 MHz and the aggressor at 156.25 MHz. Refer to application note, "AN862: Optimizing Si534x Jitter Performance in Next Generation Internet Infrastructure Systems", guidance on crosstalk minimization. Note that all active outputs must be terminated when measuring crosstalk.






### **Table 6. LVCMOS Clock Output Specifications**

 $(V_{DD} = 1.8 \text{ V} \pm 5\%, V_{DDA} = 3.3 \text{ V} \pm 5\%, V_{DDO} = 1.8 \text{ V} \pm 5\%, 2.5 \text{ V} \pm 5\%, \text{ or } 3.3 \text{ V} \pm 5\%, T_A = -40 \text{ to } 85 \text{ °C})$ 

Parameter	Symbol	Test Conditi	on	Min	Тур	Max	Unit
Output Frequency	f <sub>OUT</sub>			0.0001		250	MHz
Duty Cycle	DC	f <sub>OUT</sub> <100 M	Hz	47		53	%
		100 MHz < f <sub>OUT</sub> < 2	250 MHz	44		55	
Output-to-Output Skew	T <sub>SK</sub>	LVCMOS outp	outs	_		100	ps
Output Voltage High <sup>1, 2, 3</sup>	V <sub>OH</sub>		1				
		OUTx_CMOS_DRV=1	$I_{OH} = -10 \text{ mA}$	$V_{DDO}x$		_	V
		OUTx_CMOS_DRV=2	$I_{OH} = -12 \text{ mA}$	0.75		_	
		OUTx_CMOS_DRV=3	$I_{OH} = -17 \text{ mA}$			_	
			V <sub>DDO</sub> = 2.5 V			1	
		OUTx_CMOS_DRV=1	$I_{OH} = -6 \text{ mA}$	$V_{DDO}x$		_	V
		OUTx_CMOS_DRV=2	$I_{OH} = -8 \text{ mA}$	0.75		_	
		OUTx_CMOS_DRV=3	I <sub>OH =</sub> -11 mA	1		_	
		V <sub>DDO</sub> = 1.8 V					
		OUTx_CMOS_DRV=2	$I_{OH} = -4 \text{ mA}$	$V_{DDO}x$		_	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
		OUTx_CMOS_DRV=3	$I_{OH} = -5 \text{ mA}$	0.75		_	V

### Notes:

- 1. Driver strength is a register programmable setting and stored in NVM. Options are OUTx\_CMOS\_DRV = 1, 2, 3. Refer to the Si5347/46 Family Reference Manual for more details on register settings.
- 2.  $I_{OL}/I_{OH}$  is measured at  $V_{OL}/V_{OH}$  as shown in the dc test configuration.
- 3. A 5 pF capacitive load is assumed. The LVCMOS outputs were set to  $OUTx\_CMOS\_DRV = 3$ .






### **Table 6. LVCMOS Clock Output Specifications (Continued)**

 $(V_{DD} = 1.8 \text{ V} \pm 5\%, V_{DDA} = 3.3 \text{ V} \pm 5\%, V_{DDO} = 1.8 \text{ V} \pm 5\%, 2.5 \text{ V} \pm 5\%, \text{ or } 3.3 \text{ V} \pm 5\%, T_{A} = -40 \text{ to } 85 \text{ °C})$ 

Parameter	Symbol	Test Conditi	on	Min	Тур	Max	Unit
Output Voltage Low <sup>1, 2, 3</sup>	V <sub>OL</sub>		V <sub>DDO</sub> = 3.3 V				
		OUTx_CMOS_DRV=1	I <sub>OL</sub> = 10 mA	_	_	$V_{DDO}$	V
		OUTx_CMOS_DRV=2	I <sub>OL</sub> = 12 mA	_	_	x 0.15	
		OUTx_CMOS_DRV=3	I <sub>OL</sub> = 17 mA	_	_		
			V <sub>DDO</sub> = 2.5 V				
		OUTx_CMOS_DRV=1	I <sub>OL</sub> = 6 mA	_	_	$V_{DDO}$	V
		OUTx_CMOS_DRV=2	I <sub>OL</sub> = 8 mA	_	_	x 0.15	
		OUTx_CMOS_DRV=3	I <sub>OL</sub> = 11 mA	_	_		
		V <sub>DDO</sub> = 1.8 V					
		OUTx_CMOS_DRV=2	I <sub>OL</sub> = 4 mA	_	_	$V_{DDO}$	V
		OUTx_CMOS_DRV=3	I <sub>OL</sub> = 5 mA	_	_	x 0.15	
LVCMOS Rise and Fall	tr/tf	VDDO = 3.3V		_	420	550	ps
Times <sup>3</sup> (20% to 80%)		VDDO = 2.5 V		_	475	625	ps
(20% to 80%)		VDDO = 1.8 V		_	525	705	ps

### Notes:

- 1. Driver strength is a register programmable setting and stored in NVM. Options are OUTx\_CMOS\_DRV = 1, 2, 3. Refer to the Si5347/46 Family Reference Manual for more details on register settings.
- 2.  $I_{OL}/I_{OH}$  is measured at  $V_{OL}/V_{OH}$  as shown in the dc test configuration.
- 3. A 5 pF capacitive load is assumed. The LVCMOS outputs were set to OUTx\_CMOS\_DRV = 3.



### **Table 7. Output Serial and Status Pin Specifications**

 $(V_{DD} = 1.8 \text{ V} \pm 5\%, V_{DDA} = 3.3 \text{ V} \pm 5\%, V_{DDS} = 3.3 \text{ V} \pm 5\%, 1.8 \text{ V} \pm 5\%, T_A = -40 \text{ to } 85 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit			
Si5347 Serial and Status Output Pins (LOL_A, LOL_B, LOL_C, LOL_D, INTR, LOS_XAXB, SDA/SDIO <sup>1</sup> , A1/SDO)									
Output Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -2 mA	$V_{\rm DDIO}^2 \times 0.75$	_	_	V			
	V <sub>OL</sub>	I <sub>OL</sub> = 2 mA	_	_	$V_{\rm DDIO}^2 \times 0.15$	V			
Si5346 Status Output Pins (INTR	, LOS_XA	XB, SDA/SDIO <sup>1</sup> , A	1/SDO)						
Output Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -2 mA	$V_{\rm DDIO}^2 \times 0.75$	_	_	V			
	V <sub>OL</sub>	I <sub>OL</sub> = 2 mA	_	_	$V_{\rm DDIO}^2 \times 0.15$	V			
Si5346 Serial and Status Output	Si5346 Serial and Status Output Pins (LOL_A, LOL_B)								
Output Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -2 mA	V <sub>DDS</sub> x 0.75	_	_	V			
	V <sub>OL</sub>	I <sub>OL</sub> = 2 mA	_	_	V <sub>DDS</sub> x 0.15	V			

### Notes:

- 1. The  $V_{OH}$  specification does not apply to the open-drain SDA/SDIO output when the serial interface is in  $I^2C$  mode or is
- unused with I2C\_SEL pulled high. V<sub>OL</sub> remains valid in all cases.
   V<sub>DDIO</sub> is determined by the IO\_VDD\_SEL bit. It is selectable as V<sub>DDA</sub> or V<sub>DD</sub>. Users normally select this option in the ClockBuilder Pro GUI. Alternatively, refer to the Si5347-46 Family Reference Manual for more details on register settings.



13

### **Table 8. Performance Characteristics**

 $(V_{DD} = 1.8 \text{ V } \pm 5\%, \text{ or } 3.3 \text{ V } \pm 5\%, V_{DDA} = 3.3 \text{ V } \pm 5\%, T_A = -40 \text{ to } 85 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
PLL Loop Bandwidth Programming Range <sup>3</sup>	f <sub>BW</sub>		0.1	_	4000	Hz
Initial Start-Up Time	t <sub>START</sub>	Time from power-up to when the device generates free-running clocks		30	45	ms
PLL Lock Time	t <sub>ACQ</sub>	With Fastlock enabled, f <sub>IN</sub> = 19.44 MHz <sup>1</sup>	_	500	600	ms
POR to Serial Interface Ready <sup>2</sup>	t <sub>RDY</sub>		_	_	15	ms
Jitter Peaking	J <sub>PK</sub>	Measured with a frequency plan run- ning a 25 MHz input, 25 MHz output, and a loop bandwidth of 4 Hz	_	_	0.1	dB
Jitter Tolerance	J <sub>TOL</sub>	Compliant with G.8262 Options 1&2 Carrier Frequency = 10.3125 GHz Jitter Modulation Frequency = 10 Hz	_	3180	_	UI pk-pk
Maximum Phase Transient During a Hitless Switch	<sup>t</sup> switch	Only valid for a single switch between two input clocks running at the same frequency	_	_	2.8	ns
Pull-in Range	ωР		_	500	_	ppm
Input-to-Output Delay Variation	t <sub>IODELAY</sub>		_	2	_	ns
RMS Phase Jitter <sup>4</sup>	J <sub>GEN</sub>	12 kHz to 20 MHz	_	0.090	0.165	ps RMS

### Notes:

- 1. Lock Time can vary significantly depending on several parameters, such as bandwidths, LOL thresholds, etc. For this case, lock time was measured with nominal and fastlock bandwidths, both set to 100 Hz, LOL set/clear thresholds of 3/0.3 ppm respectively, using INO as clock reference by removing the reference and enabling it again, then measuring the delta time between the first rising edge of the clock reference and the LOL indicator de-assertion.
- 2. Measured as time from valid VDD/VDDA rails (90% of their value) to when the serial interface is ready to respond to commands.
- 3. Actual loop bandwidth might be lower; please refer to CBPro for actual value on your frequency plan.
- **4.** Jitter generation test conditions: f<sub>IN</sub> = 19.44 MHz, f<sub>OUT</sub> = 156.25 MHz LVPECL, loop bandwidth = 100 Hz. Does not include jitter from input reference.



Table 9. I<sup>2</sup>C Timing Specifications (SCL,SDA)

Parameter	Symbol	Test Condition		Standard Mode 100 kbps		Mode kbps	Unit
			Min	Max	Min	Max	
SCL Clock Frequency	f <sub>SCL</sub>		_	100	_	400	kHz
SMBus Timeout	_	When Timeout is Enabled	25	35	25	35	ms
Hold Time (repeated) START Condition	t <sub>HD:STA</sub>		4.0	_	0.6	_	μs
Low Period of the SCL Clock	t <sub>LOW</sub>		4.7	_	1.3	_	μs
HIGH Period of the SCL Clock	t <sub>HIGH</sub>		4.0	_	0.6	_	μs
Set-up Time for a Repeated START Condi- tion	t <sub>SU:STA</sub>		4.7	_	0.6	_	μs
Data Hold Time	t <sub>HD:DAT</sub>		100	_	100	_	ns
Data Set-up Time	t <sub>SU:DAT</sub>		250		100	_	ns
Rise Time of Both SDA and SCL Signals	t <sub>r</sub>		_	1000	20	300	ns
Fall Time of Both SDA and SCL Signals	t <sub>f</sub>		_	300	_	300	ns
Set-up Time for STOP Condition	t <sub>SU:STO</sub>		4.0	_	0.6	_	μs
Bus Free Time between a STOP and START Condition	t <sub>BUF</sub>		4.7	_	1.3	_	μs
Data Valid Time	t <sub>VD:DAT</sub>		_	3.45	_	0.9	μs
Data Valid Acknowledge Time	t <sub>VD:ACK</sub>		_	3.45	_	0.9	μs






Figure 2. I<sup>2</sup>C Serial Port Timing Standard and Fast Modes

### Table 10. SPI Timing Specifications (4-Wire) ( $V_{DD}$ = 1.8 $\vee$ ±5%, $V_{DDA}$ = 3.3 $\vee$ ±5%, $T_A$ = -40 to 85 °C)

Parameter	Symbol	Min	Тур	Max	Unit
SCLK Frequency	f <sub>SPI</sub>	_	_	20	MHz
SCLK Duty Cycle	T <sub>DC</sub>	40	_	60	%
SCLK Period	$T_C$	50	_	_	ns
Delay Time, SCLK Fall to SDO Active	T <sub>D1</sub>	_	_	18	ns
Delay Time, SCLK Fall to SDO	T <sub>D2</sub>	_	_	15	ns
Delay Time, CS Rise to SDO Tri-State	T <sub>D3</sub>	_	_	15	ns
Setup Time, CS to SCLK	T <sub>SU1</sub>	5	_	_	ns
Hold Time, SCLK Fall to CS	T <sub>H1</sub>	5	_	_	ns
Setup Time, SDI to SCLK Rise	T <sub>SU2</sub>	5	_	_	ns
Hold Time, SDI to SCLK Rise	T <sub>H2</sub>	5	_	_	ns
Delay Time Between Chip Selects (CS)	T <sub>CS</sub>	2	_	_	T <sub>C</sub>




Figure 3. 4-Wire SPI Serial Interface Timing



**Table 11. SPI Timing Specifications (3-Wire)** 

 $(V_{DD} = 1.8 \text{ V} \pm 5\%, V_{DDA} = 3.3 \text{ V} \pm 5\%, T_{A} = -40 \text{ to } 85 \text{ °C})$ 

Parameter	Symbol	Min	Тур	Max	Units
SCLK Frequency	f <sub>SPI</sub>	_	_	20	MHz
SCLK Duty Cycle	T <sub>DC</sub>	40	_	60	%
SCLK Period	T <sub>C</sub>	50	_	_	ns
Delay Time, SCLK Fall to SDIO Turn-on	T <sub>D1</sub>	_	_	20	ns
Delay Time, SCLK Fall to SDIO Next-bit	T <sub>D2</sub>	_	_	15	ns
Delay Time, CS Rise to SDIO Tri-State	T <sub>D3</sub>	_	_	15	ns
Setup Time, CS to SCLK	T <sub>SU1</sub>	5	_	_	ns
Hold Time, SCLK Fall to CS	T <sub>H1</sub>	5	_	_	ns
Setup Time, SDI to SCLK Rise	T <sub>SU2</sub>	5	_	_	ns
Hold Time, SDI to SCLK Rise	T <sub>H2</sub>	5	_	_	ns
Delay Time Between Chip Selects (CS)	T <sub>CS</sub>	2	_	_	T <sub>C</sub>




Figure 4. 3-Wire SPI Serial Interface Timing



**Table 12. Crystal Specifications** 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit	
Crystal Frequency Range	f <sub>XTAL_48-54</sub>	Frequency range for best jitter performance	48	_	54	MHz	
Load Capacitance	C <sub>L_48-54</sub>		_	8	_	pF	
Shunt Capacitance	C <sub>O_48-54</sub>		_	_	2	pF	
Crystal Drive Level	d <sub>L_48-54</sub>		_	_	200	μW	
Equivalent Series Resistance	r <sub>ESR_48-54</sub>	Refer to the Si5347/46 F	amily Refere	ence Manu	ual to determ	ine ESR.	
Crystal Frequency Range	f <sub>XTAL_25</sub>		_	25	_	MHz	
Load Capacitance	C <sub>L_25</sub>		_	8	_	pF	
Shunt Capacitance	C <sub>O_25</sub>		_	_	3	pF	
Crystal Drive Level	d <sub>L_25</sub>		_	_	200	μW	
Equivalent Series Resistance	r <sub>ESR_25</sub>	Refer to the Si5347/46 Family Reference Manual to determine ESR.					

### Notes:

- The Si5347/46 is designed to work with crystals that meet the frequencies and specifications in Table 12.
   Refer to the Si5347/46 Family Reference Manual for recommended 48 to 54 MHz crystals.



**Table 13. Thermal Characteristics** 

Parameter	Symbol	Test Condition <sup>1</sup>	Value	Unit
Si5347-64QFN		1		
Thermal Resistance	$\theta_{JA}$	Still Air	22	°C/W
Junction to Ambient		Air Flow 1 m/s	19.4	
		Air Flow 2 m/s	18.3	
Thermal Resistance Junction to Case	θЈС		9.5	
Thermal Resistance Junction to Board	$\theta_{\sf JB}$		9.4	
	ΨЈВ		9.3	
Thermal Resistance Junction to Top Center	ΨЈТ		0.2	
Si5346-44QFN				1
Thermal Resistance	$\theta_{JA}$	Still Air	22.3	°C/W
Junction to Ambient		Air Flow 1 m/s	19.4	
		Air Flow 2 m/s	18.4	
Thermal Resistance Junction to Case	θJC		10.9	
Thermal Resistance Junction to Board	$\theta_{\sf JB}$		9.3	
	ΨЈВ		9.2	
Thermal Resistance Junction to Top Center	ΨJT		0.23	

### Notes

<sup>1.</sup> Based on PCB Dimension: 3" x 4.5", PCB Thickness: 1.6 mm, PCB Land/Via under GNP pad: 36, Number of Cu Layers: 4

Table 14. Absolute Maximum Ratings<sup>1,2,3</sup>

Parameter	Symbol	Test Condition	Value	Unit
DC Supply Voltage	$V_{DD}$		-0.5 to 3.8	V
	$V_{DDA}$		-0.5 to 3.8	V
	$V_{DDO}$		-0.5 to 3.8	V
	$V_{DDS}$		-0.5 to 3.8	V
Input Voltage Range	V <sub>I1</sub>	INO – IN3/FB_IN	-0.85 to 3.8	V
	V <sub>I2</sub>	RST, OEO, OE1, I2C_SEL, FINC, FDEC, PLL_SEL[1:0] SDA/SDIO, A1/SDO, SCLK, A0/CS	-0.5 to 3.8	V
	V <sub>I3</sub>	XA/XB	-0.5 to 2.7	V
Latch-up Tolerance	LU		JESD78 Compliant	
ESD Tolerance	HBM	100 pF, 1.5 kΩ	2.0	kV
Junction Temperature	T <sub>JCT</sub>		-55 to 150	°C
Storage Temperature Range	T <sub>STG</sub>		-55 to +150	°C
Soldering Temperature (Pb-free profile) <sup>3</sup>	T <sub>PEAK</sub>		260	°C
Soldering Temperature Time at T <sub>PEAK</sub> (Pb-free profile) <sup>4</sup>	T <sub>P</sub>		20–40	S

### Note:

- 1. Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as specified in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2. 64-QFN and 44-QFN packages are RoHS-6 compliant.
- 3. For detailed MSL and packaging information, go to www.silabs.com/support/quality/pages/RoHSInformation.aspx.
- **4.** The device is compliant with JEDEC J-STD-020.



### 3. Typical Operating Characteristics (Jitter and Phase Noise)




Figure 5. Input = 25 MHz; Output = 156.25 MHz, 2.5 V LVDS




Figure 6. Input = 25 MHz; Output = 625 MHz, 2.5 V LVDS






Figure 7. Input = 19.44 MHz; Output = 644.53125 MHz, 2.5 V LVDS




Figure 8. Input = 25 MHz; Output = 644.53125 MHz, 2.5 V LVDS



### 4. Detailed Block Diagram




Figure 9. Si5347A/B Detailed Block Diagram






Figure 10. Si5346 Detailed Block Diagram



### 5. Functional Description

The Si5347 takes advantage of Silicon Labs' 4<sup>th</sup> generation DSPLL technology to offer the industry's most integrated and flexible jitter attenuating clock generator solution. Each of the DSPLLs operate independently from each other and are controlled through a common serial interface. Each DSPLL has access to any of the four inputs (IN0 to IN3) with manual or automatic input selection. Any of the output clocks (OUT0 to OUT7) can be configured to any of the DSPLLs using a flexible crosspoint connection. The Si5346 is a smaller form factor dual DSPLL version with four inputs and four outputs.

### 5.1. Frequency Configuration

The frequency configuration for each of the DSPLLs is programmable through the serial interface and can also be stored in non-volatile memory. The combination of fractional input dividers  $(P_n/P_d)$ , fractional frequency multiplication  $(M_n/M_d)$ , and integer output division  $(R_n)$  allows each of the DSPLLs to lock to any input frequency and generate virtually any output frequency. All divider values for a specific frequency plan are easily determined using the ClockBuilder Pro utility.

### 5.2. DSPLL Loop Bandwidth

The DSPLL loop bandwidth determines the amount of input clock jitter attenuation. Register-configurable DSPLL loop bandwidth settings in the range of 0.1 Hz to 4 kHz are available for selection for each of the DSPLLs. Since the loop bandwidth is controlled digitally, each of the DSPLLs will always remain stable with less than 0.1 dB of peaking regardless of the loop bandwidth selection.

### 5.2.1. Fastlock Feature

Selecting a low DSPLL loop bandwidth (e.g. 0.1 Hz) will generally lengthen the lock acquisition time. The fastlock feature allows setting a temporary Fastlock Loop Bandwidth that is used during the lock acquisition process. Higher fastlock loop bandwidth settings will enable the DSPLLs to lock faster. Fastlock Loop Bandwidth settings in the range of 100 Hz to 4 kHz are available for selection. Once lock acquisition has completed, the DSPLL's loop bandwidth will automatically revert to the DSPLL Loop Bandwidth setting as described in section "5.2. DSPLL Loop Bandwidth". The fastlock feature can be enabled or disabled independently for each of the DSPLLs.

### 5.3. Modes of Operation

Once initialization is complete, each of the DSPLLs operates independently in one of three modes: Free-run Mode, Lock Acquisition Mode, Locked Mode, or Holdover Mode. A state diagram showing the modes of operation is shown in Figure 11. The following sections describe each of these modes in greater detail.

### 5.3.1. Initialization and Reset

Once power is applied, the device begins an initialization period where it downloads default register values and configuration data from NVM and performs other initialization tasks. Communicating with the device through the serial interface is possible once this initialization period is complete. No clocks will be generated until the initialization is complete. There are two types of resets available. A hard reset is functionally similar to a device power-up. All registers will be restored to the values stored in NVM, and all circuits will be restored to their initial state including the serial interface. A hard reset is initiated using the RST pin or by asserting the hard reset bit. A soft reset bypasses the NVM download. It is simply used to initiate register configuration changes. A hard reset affects all DSPLLs, while a soft reset can either affect all or each DSPLL individually.






Figure 11. Modes of Operation

### 5.3.2. Free-run Mode

Once power is applied to the Si5347 and initialization is complete, all four DSPLLs will automatically enter Free-run Mode. The frequency accuracy of the generated output clocks in Free-run Mode is entirely dependent on the frequency accuracy of the external crystal or reference clock on the XA/XB pins. For example, if the crystal frequency is ±100 ppm, then all the output clocks will be generated at their configured frequency ±100 ppm in Free-run Mode. Any drift of the crystal frequency will be tracked at the output clock frequencies. A TCXO or OCXO is recommended for applications that need better frequency accuracy and stability while in Free-run Mode or Holdover Mode.

### 5.3.3. Lock Acquisition Mode

Each of the DSPLLs independently monitors its configured inputs for a valid clock. If at least one valid clock is available for synchronization, a DSPLL will automatically start the lock acquisition process.

If the fast lock feature is enabled, a DSPLL will acquire lock using the Fastlock Loop Bandwidth setting and then transition to the DSPLL Loop Bandwidth setting when lock acquisition is complete. During lock acquisition the outputs will generate a clock that follows the VCO frequency change as it pulls-in to the input clock frequency.

### 5.3.4. Locked Mode

Once locked, a DSPLL will generate output clocks that are both frequency and phase locked to their selected input clocks. At this point, any XTAL frequency drift will not affect the output frequency. Each DSPLL has its own LOL pin and status bit to indicate when lock is achieved. See "5.7.4. LOL Detection" on page 35 for more details on the operation of the loss of lock circuit.



### 5.3.5. Holdover Mode

Any of the DSPLLs will automatically enter Holdover Mode when the selected input clock becomes invalid and no other valid input clocks are available for selection. Each DSPLL uses an averaged input clock frequency as its final holdover frequency to minimize the disturbance of the output clock phase and frequency when an input clock suddenly fails. The holdover circuit for each DSPLL stores up to 120 seconds of historical frequency data while locked to a valid clock input. The final averaged holdover frequency value is calculated from a programmable window within the stored historical frequency data. Both the window size and delay are programmable as shown in Figure 12. The window size determines the amount of holdover frequency averaging. The delay value allows ignoring frequency data that may be corrupt just before the input clock failure.




Figure 12. Programmable Holdover Window

When entering Holdover Mode, a DSPLL will pull its output clock frequency to the calculated averaged holdover frequency. While in Holdover Mode, the output frequency drift is entirely dependent on the external crystal or external reference clock connected to the XA/XB pins. If the clock input becomes valid, a DSPLL will automatically exit the Holdover Mode and reacquire lock to the new input clock. This process involves pulling the output clock frequencies to achieve frequency and phase lock with the input clock. This pull-in process is glitchless, and its rate is controlled by the DSPLL bandwidth or the fastlock bandwidth. These options are register programmable.

### 5.4. Digitally-Controlled Oscillator (DCO) Mode

The DSPLLs support a DCO mode where their output frequencies are adjustable in predefined steps defined by frequency step words (FSW). The frequency adjustments are controlled through the serial interface or by pin control using frequency increment (FINC) or decrement (FDEC). A FINC will add the frequency step word to the DSPLL output frequency, while a FDEC will decrement it. The DCO mode is available when the DSPLL is operating in either Free-run or Locked Mode.



### 5.5. External Reference (XA/XB)

An external crystal (XTAL) is used in combination with the internal oscillator (OSC) to produce an ultra-low jitter reference clock for the DSPLLs and for providing a stable reference for the Free-run and Holdover Modes. A simplified diagram is shown in Figure 13. The device includes internal XTAL loading capacitors, which eliminates the need for external capacitors and also has the benefit of reduced noise coupling from external sources. Refer to Table 12 for crystal specifications. A crystal in the range of 48 MHz to 54 MHz is recommended for best jitter performance. Frequency offsets due to  $C_L$  mismatch can be adjusted using the frequency adjustment feature, which allows frequency adjustments of  $\pm 200$  ppm. The Si5347/46 Family Reference Manual provides additional information on PCB layout recommendations for the crystal to ensure optimum jitter performance.

The device can also accommodate an external reference clock (REFCLK) instead of a crystal. Selection between the external XTAL or REFCLK is controlled by register configuration. The internal crystal loading capacitors ( $C_L$ ) are disabled in this mode. Refer to Table 3 for REFCLK requirements when using this mode. The Si5347/46 Family Reference Manual provides additional information on PCB layout recommendations for the crystal to ensure optimum jitter performance. A  $P_{REF}$  divider is available to accommodate external clock frequencies higher than 54 MHz. Although the REFCLK frequency range of 25 MHz to 200 MHz is supported, frequencies in the range of 48 MHz to 54 MHz will achieve the best output jitter performance.





Figure 13. Crystal Resonator and External Reference Clock Connection Options



### 5.6. Inputs (IN0, IN1, IN2, IN3)

There are four inputs that can be used to synchronize any of the DSPLLs. The inputs accept both differential and single-ended clocks. A crosspoint between the inputs and the DSPLLs allows any of the inputs to connect to any of the DSPLLs as shown in Figure 14.



**Figure 14. DSPLL Input Selection Crosspoint** 

### 5.6.1. Input Selection

Input selection for each of the DSPLLs can be made manually through register control or automatically using an internal state machine.

### 5.6.2. Manual Input Selection

In Manual Mode, the input selection is made by writing to a register. If there is no clock signal on the selected input, the DSPLL will automatically enter Holdover Mode.

### 5.6.3. Automatic Input Selection

When configured in this mode, the DSPLL automatically selects a valid input that has the highest configured priority. The priority scheme is independently configurable for each DSPLL and supports revertive or non-revertive selection.

All inputs are continuously monitored for loss of signal (LOS) and/or invalid frequency range (OOF). Only inputs that do not assert both the LOS and OOF monitors can be selected for synchronization by the automatic state machine. The DSPLL(s) will enter the Holdover mode if there are no valid inputs available.


### 5.6.4. Input Configuration and Terminations

Each of the inputs can be configured as differential or single-ended LVCMOS. The recommended input termination schemes are shown in Figure 15. Standard 50% duty cycle signals must be ac-coupled, while low duty cycle Pulsed CMOS signals can be dc-coupled. Unused inputs can be disabled and left unconnected when not in use.




### Standard AC-coupled Differential LVDS Si5347/46 Standard Standard Si5347/46 Standard Pulsed CMOS

### Standard AC-coupled Differential LVPECL



### Standard AC-coupled Single-ended



### **Pulsed CMOS DC-coupled Single-ended**




Figure 15. Termination of Differential and LVCMOS Input Signals

### 5.6.5. Hitless Input Switching

Hitless switching is a feature that prevents a phase transient from propagating to the output when switching between two clock inputs that have a fixed phase relationship. A hitless switch can only occur when the two input frequencies are frequency locked, meaning that they have to be exactly at the same frequency, or at a fractional frequency relationship to each other. When hitless switching is enabled, the DSPLL simply absorbs the phase difference between the two input clocks during an input switch. When disabled, the phase difference between the two inputs is propagated to the output at a rate determined by the DSPLL Loop Bandwidth. The hitless switching feature supports clock frequencies down to the minimum input frequency of 8 kHz. Hitless switching can be enabled on a per DSPLL basis.

### 5.6.6. Glitchless Input Switching

The DSPLLs have the ability of switching between two input clock frequencies that are up to ±500 ppm apart. The DSPLL will pull-in to the new frequency using the DSPLL Loop Bandwidth or using the Fastlock Loop Bandwidth if it is enabled. The loss of lock (LOL) indicator will assert while the DSPLL is pulling-in to the new clock frequency. There will be no output runt pulses generated at the output during the transition.



### 5.6.7. Synchronizing to Gapped Input Clocks

Each of the DSPLLs support locking to an input clock that has missing periods. This is also referred to as a gapped clock. The purpose of gapped clocking is to modulate the frequency of a periodic clock by selectively removing some of its cycles. Gapping a clock severely increases its jitter, so a phase-locked loop with high jitter tolerance and low loop bandwidth is required to produce a low-jitter periodic clock. The resulting output will be a periodic nongapped clock with an average frequency of the input with its missing cycles. For example, an input clock of 100 MHz with one cycle removed every 10 cycles will result in a 90 MHz periodic non-gapped output clock. This is shown in Figure 16.




Figure 16. Generating an Averaged Clock Output Frequency from a Gapped Clock Input

A valid gapped clock input must have a minimum frequency of 10 MHz with a maximum of two missing cycles out of every 8. Locking to a gapped clock will not trigger the LOS, OOF, and LOL fault monitors. Clock switching between gapped clocks may violate the hitless switching specification in Table 8 when the switch occurs during a gap in either input clock.



### 5.7. Fault Monitoring

All four input clocks (IN0, IN1, IN2, IN3) are monitored for LOS and OOF as shown in Figure 17. The reference at the XA/XB pins is also monitored for LOS since it provides a critical reference clock for the DSPLLs. Each of the DSPLLs also has an LOL indicator, which is asserted when synchronization is lost with their selected input clock.




Figure 17. Si5347 Fault Monitors

### 5.7.1. Input LOS Detection

The loss of signal monitor measures the period of each input clock cycle to detect phase irregularities or missing clock edges. Each of the input LOS circuits has its own programmable sensitivity which allows ignoring missing edges or intermittent errors. Loss of signal sensitivity is configurable using the ClockBuilder Pro utility. The LOS status for each of the monitors is accessible by reading a status register. The live LOS register always displays the current LOS state and a sticky register always stays asserted until cleared. An option to disable any of the LOS monitors is also available.




Figure 18. LOS Status Indicators



### 5.7.2. XA/XB LOS Detection

A LOS monitor is available to ensure that the external crystal or reference clock is valid. By default the output clocks are disabled when XAXB\_LOS is detected. This feature can be disabled such that the device will continue to produce output clocks when XAXB\_LOS is detected.

### 5.7.3. OOF Detection

Each input clock is monitored for frequency accuracy with respect to an OOF reference, which it considers as its "0\_ppm" reference.

This OOF reference can be selected as either:

- XA/XB pins
- Any input clock (IN0, IN1, IN2, IN3)

The final OOF status is determined by the combination of both a precise OOF monitor and a fast OOF monitor as shown in Figure 19. An option to disable either monitor is also available. The live OOF register always displays the current OOF state and its sticky register bit stays asserted until cleared.




Figure 19. OOF Status Indicator

### 5.7.3.1. Precision OOF Monitor

The precision OOF monitor circuit measures the frequency of all input clocks to within ±1 ppm accuracy with respect to the selected OOF frequency reference. A valid input clock frequency is one that remains within the OOF frequency range, which is register configurable from ±2 ppm to ±500 ppm in steps of 2 ppm. A configurable amount of hysteresis is also available to prevent the OOF status from toggling at the failure boundary. An example is shown in Figure 20. In this case, the OOF monitor is configured with a valid frequency range of ±6 ppm and with 2 ppm of hysteresis. An option to use one of the input pins (IN0 – IN3) as the 0 ppm OOF reference instead of the XA/XB pins is available. This option is register-configurable.




Figure 20. Example of Precise OOF Monitor Assertion and De-assertion Triggers

### 5.7.3.2. Fast OOF Monitor

34

Because the precision OOF monitor needs to provide 1 ppm of frequency measurement accuracy, it must measure the monitored input clock frequencies over a relatively long period of time. This may be too slow to detect an input clock that is quickly ramping in frequency. An additional level of OOF monitoring called the Fast OOF monitor runs in parallel with the precision OOF monitors to quickly detect a ramping input frequency. The Fast OOF monitor asserts OOF on an input clock frequency that has changed by greater than ±4000 ppm.



### 5.7.4. LOL Detection

There is an LOL monitor for each of the DSPLLs. The LOL monitor asserts an LOL register bit when a DSPLL has lost synchronization with its selected input clock. There is also a dedicated loss of lock pin that reflects the loss of lock condition for each of the DSPLLs (LOL\_A, LOL\_B, LOL\_C, LOL\_D). The LOL monitor functions by measuring the frequency difference between the input and feedback clocks at the phase detector. There are two LOL frequency monitors, one that sets the LOL indicator (LOL Set) and another that clears the indicator (LOL Clear). An optional timer is available to delay clearing of the LOL indicator to allow additional time for the DSPLL to completely lock to the input clock. The timer is also useful to prevent the LOL indicator from toggling or chattering as the DSPLL completes lock acquisition. A block diagram of the LOL monitor is shown in Figure 21. The live LOL register always displays the current LOL state and a sticky register always stays asserted until cleared. The LOL pin reflects the current state of the LOL monitor.




Figure 21. LOL Status Indicators

Each of the LOL frequency monitors has adjustable sensitivity, which is register-configurable from 0.1 ppm to 10000 ppm. Having two separate frequency monitors allows for hysteresis to help prevent chattering of LOL status. An example configuration where LOCK is indicated when there is less than 0.2 ppm frequency difference at the inputs of the phase detector and LOL is indicated when there is more than 2 ppm frequency difference is shown in Figure 22.




Figure 22. LOL Set and Clear Thresholds



An optional timer is available to delay clearing of the LOL indicator to allow additional time for the DSPLL to completely lock to the input clock. The timer is also useful to prevent the LOL indicator from toggling or chattering as the DSPLL completes lock acquisition. The configurable delay value depends on frequency configuration and loop bandwidth of the DSPLL and is automatically calculated using the ClockBuilderPro utility.

### 5.7.5. Interrupt Pin (INTR)

An interrupt pin (INTR) indicates a change in state with any of the status indicators for any of the DSPLLs. All status indicators are maskable to prevent assertion of the interrupt pin. The state of the INTR pin is reset by clearing the sticky status registers.




Figure 23. Interrupt Triggers and Masks



#### 5.8. Outputs

The Si5347 supports up to eight differential output drivers and the Si5346 supports four. Each driver has a configurable voltage amplitude and common mode voltage covering a wide variety of differential signal formats including LVPECL, LVDS, HCSL, and CML. In addition to supporting differential signals, any of the outputs can be configured as single-ended LVCMOS (3.3 V, 2.5 V, or 1.8 V) providing up to 16 single-ended outputs, or any combination of differential and single-ended outputs.

#### 5.8.1. Output Crosspoint

A crosspoint allows any of the output drivers to connect with any of the DSPLLs as shown in Figure 24. The crosspoint configuration is programmable and can be stored in NVM so that the desired output configuration is ready at power-up.




Figure 24. Si5347A/B DSPLL to Output Driver Crosspoint




#### 5.8.2. Differential Output Terminations

**Note:** In this document, the terms, LVDS and LVPECL, refer to driver formats that are compatible with these signaling standards.

The differential output drivers support both ac-coupled and dc-coupled terminations as shown in Figure 25.

#### AC-coupled LVDS/LVPECL **DC-coupled LVDS** V<sub>DDO</sub> = 3.3V, 2.5V, 1.8V V<sub>DDO</sub> = 3.3V, 2.5V, 1.8V OUTx OUTx 100 **∮**100 OUTX OUTx Internally self-biased ) 50 Si5347/46 Si5347/46 AC-coupled LVPECL **DC-coupled LVCMOS** 3.3V, 2.5V, 1.8V VDD - 1.3V V<sub>DDO</sub> = 3.3V, 2.5V, 1.8V LVCMOS $V_{DDO} = 3.3V, 2.5V$ OUTx OUTx Ҳ҇҇҇ѿҭӿ OUTx 50 Si5347/46 Si5347/46 Rs



VDD <sub>RX</sub>	R1	R2	
3.3V	442 $\Omega$	56.2 Ω	
2.5V	332 $\Omega$	59 Ω	
1.8V	243 Ω	63.4 Ω	

Figure 25. Supported Differential Output Terminations



#### 5.8.3. LVCMOS Output Terminations

LVCMOS outputs are dc-coupled as shown in Figure 26.




Figure 26. LVCMOS Output Terminations

#### 5.8.4. Output Signal Format

The differential output amplitude and common mode voltage are both fully programmable and compatible with a wide variety of signal formats, including LVDS and LVPECL. In addition to supporting differential signals, any of the outputs can be configured as LVCMOS (3.3 V, 2.5 V, or 1.8 V) drivers providing up to 20 single-ended outputs or any combination of differential and single-ended outputs.

#### 5.8.5. Differential Output Amplitude Modes

There are two selectable differential output amplitude modes: normal and low power. Each output can support a unique mode.

- **Differential Normal Mode:** When an output driver is configured in normal amplitude mode, its output amplitude is selectable as one of 8 settings ranging from 130 mVpp\_se to 920 mVpp\_se in increments of 100 mV. The output impedance in the normal mode is 100 Ω differential. Any of the ac-coupled terminations shown in Figure 25 are supported in this mode.
- **Differential Low Power Mode:** When an output driver is configured in low power mode, its output amplitude is configurable as one of 8 settings ranging from 200 mVpp\_se to 1600 mVpp\_se in increments of 200 mV. The output driver is in high impedance mode and supports standard 50 Ω PCB traces. Any of the ac-coupling terminations shown in Figure 25 are supported in this mode.

#### 5.8.6. Programmable Common Mode Voltage For Differential Outputs

The common mode voltage (V<sub>CM</sub>) for the differential normal and low power modes is programmable in 100 mV increments from 0.7 V to 2.3 V depending on the voltage available at the output's VDDO pin. Setting the common mode voltage is useful when dc-coupling the output drivers.

#### 5.8.7. LVCMOS Output Impedance Selection

Each LVCMOS driver has a configurable output impedance to accommodate different trace impedances and drive strengths. A source termination resistor is recommended to help match the selected output impedance to the trace impedance. There are three programmable output impedance selections for each VDDO options as shown in Table 15. Note that selecting a lower source impedance may result in higher output power consumption.

Table 15. Typical Output Impedance  $(Z_S)$ 

	CMOS_DRIVE_Selection								
VDDO	OUTx_CMOS_DRV=1	OUTx_CMOS_DRV=2	OUTx_CMOS_DRV=3						
3.3 V	38 Ω	30 Ω	22 Ω						
2.5 V	43 Ω	35 Ω	24 Ω						
1.8 V	_	46 Ω	31 Ω						



#### 5.8.8. LVCMOS Output Signal Swing

The signal swing (V<sub>OL</sub>/V<sub>OH</sub>) of the LVCMOS output drivers is set by the voltage on the VDDO pins. Each output driver has its own VDDO pin allowing a unique output voltage swing for each of the LVCMOS drivers. Each output driver automatically detects the voltage on the VDDO pin to properly determine the correct output voltage.


#### 5.8.9. LVCMOS Output Polarity

When a driver is configured as an LVCMOS output, it generates a clock signal on both pins (OUTx and OUTx). By default the clock on the OUTx pin is generated with the same polarity (in phase) with the clock on the OUTx pin. The polarity of these clocks is configurable, which enables complementary clock generation and/or inverted polarity with respect to other output drivers.


#### 5.8.10. Output Enable/Disable

The Si5347/46 allows enabling/disabling outputs by pin or register control, or a combination of both. Two output enable pins are available (OE0, OE1). The output enable pins can be mapped to any of the outputs (OUTx) through register configuration. By default OE0 controls all of the outputs while OE1 remains unmapped and has no effect until configured. Figure 27 shows an example of an output enable mapping scheme that is register configurable and can be stored in NVM as the default at power-up.

Enabling and disabling outputs can also be controlled by register control. This allows disabling one or more output when the  $\overline{OE}$  pin(s) has them enabled. By default the output enable register settings are configured to allow the  $\overline{OE}$  pins to have full control.



In its default state the  $\overline{OE0}$  pin enables/disables all outputs. The  $\overline{OE1}$  pin is not mapped and has no effect on outputs.



An example of a configurable output enable scheme. In this case OE0 controls the outputs associated with DSPLL A, while OE1 controls the outputs of DSPLL B.

Figure 27. Example of Configuring Output Enable Pins

#### 5.8.11. Output Disable During LOL

By default a DSPLL that is out of lock will generate either free-running clocks or generate clocks in holdover mode. There is an option to disable the outputs when a DSPLL is LOL. This option can be useful to force a downstream PLL into holdover.



#### 5.8.12. Output Disable During XAXB\_LOS

The internal oscillator circuit (OSC) in combination with the external crystal (XTAL) provides a critical function for the operation of the DSPLLs. In the event of a crystal failure the device will assert an XAXB\_LOS alarm. By default all outputs will be disabled during assertion of the XAXB\_LOS alarm. There is an option to leave the outputs enabled during an XAXB\_LOS alarm, but the frequency accuracy and stability will be indeterminate during this fault condition.

#### 5.8.13. Output Driver State When Disabled

The disabled state of an output driver is register configurable as disable low, disable high, or disable high-impedance.

#### 5.8.14. Synchronous/Asynchronous Output Disable

Outputs can be configured to disable synchronously or asynchronously. In synchronous disable mode the output will wait until a clock period has completed before the driver is disabled. This prevents unwanted runt pulses from occurring when disabling an output. In asynchronous disable mode, the output clock will disable immediately without waiting for the period to complete.

#### 5.8.15. Output Divider (R) Synchronization

All the output R dividers are reset to a known state during the power-up initialization period. This ensures consistent and repeatable phase alignment across all output drivers. Resetting the device using the RST pin or asserting the hard reset bit will have the same result.

#### 5.9. Power Management

Unused inputs, output drivers, and DSPLLs can be powered down when unused. Consult the Si5347/46 Family Reference Manual and ClockBuilder Pro configuration utility for details.

### 5.10. In-Circuit Programming

The Si5347/46 is fully configurable using the serial interface ( $I^2C$  or SPI). At power-up the device downloads its default register values from internal non-volatile memory (NVM). Application specific default configurations can be written into NVM allowing the device to generate specific clock frequencies at power-up. Writing default values to NVM is in-circuit programmable with normal operating power supply voltages applied to its  $V_{DD}$  and  $V_{DDA}$  pins. The NVM is two time writable. Once a new configuration has been written to NVM, the old configuration is no longer accessible. Refer to the Si5347/46 Family Reference Manual for a detailed procedure for writing registers to NVM.

#### 5.11. Serial Interface

Configuration and operation of the Si5347/46 is controlled by reading and writing registers using the I<sup>2</sup>C or SPI interface. The I2C\_SEL pin selects I<sup>2</sup>C or SPI operation. Communication with both 3.3 V and 1.8 V host is supported. The SPI mode operates in either 4-wire or 3-wire mode. See the Si5347/46 Family Reference Manual for details.

#### **5.12. Custom Factory Preprogrammed Parts**

For applications where a serial interface is not available for programming the device, custom pre-programmed parts can be ordered with a specific configuration written into NVM. A factory pre-programmed part will generate clocks at power-up. Custom, factory-preprogrammed devices are available. Use the ClockBuilder Pro custom part number wizard (www.silabs.com/clockbuilderpro) to quickly and easily request and generate a custom part number for your configuration.

In less than three minutes, you will be able to generate a custom part number with a detailed data sheet addendum matching your design's configuration. Once you receive the confirmation email with the data sheet addendum, simply place an order with your local Silicon Labs sales representative. Samples of your pre-programmed device will typically ship in about two weeks.



# 5.13. How to Enable Features and/or Configuration Settings Not Available in ClockBuilder Pro for Factory Pre-programmed Devices

As with essentially all modern software utilities, ClockBuilder Pro is continuously updated and enhanced. By registering at <a href="https://www.silabs.com">www.silabs.com</a>, you will be notified whenever changes are made and what the impact of those changes are. This update process will ultimately enable ClockBuilder Pro users to access all features and register setting values documented in this data sheet and the Si347/46 Family Reference Manual.

However, if you must enable or access a feature or register setting value so that the device starts up with this feature or a register setting, but the feature or register setting is not yet available in CBPro, you must contact a Silicon Labs applications engineer for assistance. One example of this type of feature or custom setting is the customizable output amplitude and common voltages for the clock outputs. After careful review of your project file and requirements, the Silicon Labs applications engineer will email back your CBPro project file with your specific features and register settings enabled using what is referred to as the manual "settings override" feature of CBPro. "Override" settings to match your request(s) will be listed in your design report file. Examples of setting "overrides" in a CBPro design report are shown in Table 16.

**Table 16. Setting Overrides** 

Location	Customer Name	Engineering Name	Туре	Target	Dec Value	Hex Value
0x0535[0]	FORCE_HOLD_PLLB	OLA_HO_FORCE	No NVM	N/A	1	0x1
0x0B48[4:0]	OOF_DIV_CLK_DIS	OOF_DIV_CLK_DIS	User	OPN&EVB	31	0x1F

Once you receive the updated design file, simply open it in CBPro. The device will begin operation after startup with the values in the NVM file. The flowchart for this process is shown in Figure 28.






Figure 28. Process for Requesting Non-Standard CBPro Features



## Si5347/46

## 6. Register Map

The register map is divided into multiple pages where each page has 256 addressable registers. Page 0 contains frequently accessed registers, such as alarm status, resets, device identification, etc. Other pages contain registers that need less frequent access such as frequency configuration and general device settings. Refer to the Si5347-46 Family Reference Manual for a complete list of register descriptions and settings.



## 7. Pin Descriptions


#### **Top View** OUT7 VDDO7 RSVD RSVD OUT6 OUT6 VDDO6 OUT5 OUT5 FINC ĪN1 47 LOL\_D LOL\_A 3 46 VDD LOL\_B 4 45 OUT4 44 LOL\_C 5 OUT4 RST 6 43 VDDO4 42 7 **FDEC** X1 **GND** XΑ 8 41 OE1 ΧB 9 **Pad** 40 **VDDS** 39 X2 10 I2C SEL OE0 38 11 OUT3 37 **INTR** 12 OUT3 VDDA 13 36 VDDO3 IN2 14 35 OUT2 ĪN2 15 34 OUT2 SCLK 16 33 VDDO2 A0/CS RSVD RSVD VDDO0 OUTO OUTO LOS\_XAXB DSPLL\_SEL0

VDDO1 OUT1 OUT1

DSPLL\_SEL1

Si5347A/B 64QFN

#### Si5346 44QFN **Top View**



#### Si5347C/D 64QFN **Top View**






Table 17. Si5347/46 Pin Descriptions<sup>1</sup>

Pin	Pin Number			Pin	Function			
Name	Si5347A/B	5347A/B Si5347C/D		Type <sup>2</sup>	Function			
Inputs								
XA	8	8	5	I	Crystal Input. Input pin for external crystal (XTAL). Alternatively			
ХВ	9	9	6	I	these pins can be driven with an external reference clock (REF-CLK). An internal register bit selects XTAL or REFCLK mode.  Default is XTAL mode.			
X1	7	7	4	I	XTAL Ground. Connect these pins directly to the XTAL ground			
X2	10	10	7	I	pins. X1, X2, and the XTAL ground pins should be separated from the PCB ground plane. Refer to the Si5347/46 Family Reference Manual for layout guidelines. These pins should be left disconnected when connecting XA/XB pins to an external reference clock (REFCLK).			
IN0	63	63	43	I	Clock Inputs. These pins accept an input clock for synchronizing			
ĪN0	64	64	44	I	the device. They support both differential and single-ended clock signals. Refer to "5.6.4. Input Configuration and Terminations" for			
IN1	1	1	1	I	input termination options. These pins are high-impedance and must			
ĪN1	2	2	2	I	be terminated externally. The negative side of the differential input			
IN2	14	14	10	I	must be grounded when accepting a single-ended clock.			
ĪN2	15	15	11	I				
IN3	61	61	41	I				
ĪN3	62	62	42	I				

- 1. Refer to the Si5347/46 Family Reference Manual for more information on register setting names.
- 2. I = Input, O = Output, P = Power.
- The IO\_VDD\_SEL control bit (0x0943 bit 0) selects 3.3 V or 1.8 V operation.
   The voltage on the VDDS pin(s) determines 3.3 V or 1.8 V operation.



Table 17. Si5347/46 Pin Descriptions<sup>1</sup> (Continued)

Pin	Pin Number			Pin	Function
Name	Si5347A/B	Si5347C/D	Si5346	Type <sup>2</sup>	Function
Outputs					
OUT0	24	24	20	0	Output Clocks. These output clocks support a programmable sig-
OUT0	23	23	19	0	nal amplitude and common mode voltage. Desired output signal format is configurable using register control. Termination
OUT1	31	38	25	0	recommendations are provided in "5.8.2. Differential Output Termi-
OUT1	30	37	24	0	nations" and "5.8.3. LVCMOS Output Terminations" Unused outputs should be left unconnected.
OUT2	35	45	31	0	puts should be left unconnected.
OUT2	34	44	30	0	
OUT3	38	51	36	0	
OUT3	37	50	35	0	
OUT4	45	_	_	0	
OUT4	44	_	_	0	
OUT5	51	_	_	0	
OUT5	50	_	_	0	
OUT6	54	_		0	
OUT6	53	_	_	0	
OUT7	59	_	_	0	
OUT7	58	_	_	0	

- 1. Refer to the Si5347/46 Family Reference Manual for more information on register setting names.
- 2. I = Input, O = Output, P = Power.
- 3. The IO\_VDD\_SEL control bit (0x0943 bit 0) selects 3.3 V or 1.8 V operation.
- 4. The voltage on the VDDS pin(s) determines 3.3 V or 1.8 V operation.



Table 17. Si5347/46 Pin Descriptions<sup>1</sup> (Continued)

Pin	Pin Number			Pin	Function					
Name	Si5347A/B	Si5347C/D	Si5346	Type <sup>2</sup>	Function					
Serial Inte	Serial Interface									
I2C_SEL	39	39	38	I	<b>I2C Select</b> . This pin selects the serial interface mode as $I^2C$ (I2C_SEL = 1) or SPI (I2C_SEL = 0). This pin is internally pulled high. See Note $^3$ .					
SDA/ SDIO	18	18	13	I/O	<b>Serial Data Interface</b> . This is the bidirectional data pin (SDA) for the I <sup>2</sup> C mode, or the bidirectional data pin (SDIO) in the 3-wire SPI mode, or the input data pin (SDI) in 4-wire SPI mode. When in I <sup>2</sup> C mode, this pin must be pulled-up using an external resistor of $\geq$ 1 k $\Omega$ . No pull-up resistor is needed when in SPI mode. See Note <sup>3</sup> .					
A1/SDO	17	17	15	I/O	<b>Address Select 1/Serial Data Output</b> . In I <sup>2</sup> C mode this pin functions as the A1 address input pin. In 4-wire SPI mode this is the serial data output (SDO) pin. See Note <sup>3</sup> .					
SCLK	16	16	14	I	<b>Serial Clock Input</b> . This pin functions as the serial clock input for both I <sup>2</sup> C and SPI modes. When in I <sup>2</sup> C mode, this pin must be pulled-up using an external resistor of $\geq$ 1 k $\Omega$ . No pull-up resistor is needed when in SPI mode. See Note <sup>3</sup> .					
A0/CS	19	19	16	I	<b>Address Select 0/Chip Select.</b> This pin functions as the hardware controlled address A0 in I <sup>2</sup> C mode. In SPI mode, this pin functions as the chip select input (active low). This pin is internally pulled-up. See Note <sup>3</sup> .					

- 1. Refer to the Si5347/46 Family Reference Manual for more information on register setting names.
- 2. I = Input, O = Output, P = Power.
- 3. The IO\_VDD\_SEL control bit (0x0943 bit 0) selects 3.3 V or 1.8 V operation.
- **4.** The voltage on the VDDS pin(s) determines 3.3 V or 1.8 V operation.



Table 17. Si5347/46 Pin Descriptions<sup>1</sup> (Continued)

Pin	Pin Number			Pin	Function					
Name	Si5347A/B Si5347C/D Si5346		Si5346	Type <sup>2</sup>	Function					
Control/St	Control/Status									
ĪNTR	12	12	17	0	<b>Interrupt</b> . This pin is asserted low when a change in device status has occurred. It should be left unconnected when not in use. See Note $^3$ .					
RST	6	6	3	I	<b>Device Reset.</b> Active low input that performs power-on reset (POR) of the device. Resets all internal logic to a known state and forces the device registers to their default values. Clock outputs are disabled during reset. This pin is internally pulled-up. See Note <sup>3</sup> .					
ŌE0	11	11	12	I	Output Enable 0. This pin is used to enable (when held low) and disable (when held high) the output clocks. By default this pin controls all outputs. It can also be configured to control a subset of outputs. See section "5.8.10. Output Enable/Disable" for details. This pin is internally pulled-down. See Note <sup>3</sup> .					
OE1	41	41			Output Enable 1. (Si5347) This is an additional output enable pin that can be configured to control a subset of outputs. By default it has no control on the outputs until configured. See section "5.8.10. Output Enable/Disable" for details. There is no internal pull-up/pull-down for this pin. See Note <sup>4</sup> . This pin must be pulled up or down externally (do not leave floating when not in use).					
	_	_	37		Output Enable 1. (Si5346) This is an additional output enable pin that can be configured to control a subset of outputs. By default it has no control on the outputs until configured. See section "5.8.10. Output Enable/Disable" for details. This pin is internally pulled-down. See Note <sup>3</sup> .					
LOL_A	3	3	28	0	Loss Of Lock_A/B/C/D. These output pins indicate when DSPLL					
LOL_B	4	4	27	0	A, B, C, D is out-of-lock (low) or locked (high). They can be left unconnected when not in use. Si5347: See Note <sup>3</sup> , Si5346: See					
LOL_C	5	5	_	0	Note <sup>4</sup> .					
LOL_D	47	47	_	0						
LOS_X- AXB	25	25	33	0	<b>Status Pins.</b> This pin indicates a loss of signal alarm on the XA/Z pins. This either indicates a XTAL failure or a loss of external sign on the XA/XB pins. This pin can be left unconnected when unuse Si5347: See Note <sup>3</sup> , Si5346: See Note <sup>3</sup> .					
DSPLL SEL0	26	26	_	I	<b>DSPLL Select Pins (Si5347 only).</b> These pins are used in conjunction with the FINC and FDEC pins. The DSPLL_SEL[1:0] pins deter-					
DSPLL SEL1	27	27	_	I	mine which DSPLL is affected by a frequency change using the FINC and FDEC pins. See section "5.4. Digitally-Controlled Oscillator (DCO) Mode" for details. These pins are internally pulled-down. See Note <sup>3</sup> .					

- 1. Refer to the Si5347/46 Family Reference Manual for more information on register setting names.
- 2. I = Input, O = Output, P = Power.
- 3. The IO\_VDD\_SEL control bit (0x0943 bit 0) selects 3.3 V or 1.8 V operation.
- 4. The voltage on the VDDS pin(s) determines 3.3 V or 1.8 V operation.



Table 17. Si5347/46 Pin Descriptions<sup>1</sup> (Continued)

Pin	Pin Number			Pin	Function	
Name	Si5347A/B	Si5347C/D	Si5346	Type <sup>2</sup>	Function	
FDEC	42	42	_	I	Frequency Decrement Pin (Si5347 only). This pin is used to step-down the output frequency of a selected DSPLL. The frequency change step size is register configurable. The DSPLL that is affected by the frequency change is determined by the DSPLLSEL[1:0] pins. See Note <sup>4</sup> . This pin must be pulled up or down externally (do not leave floating when not in use).	
FINC	48	48		I	Frequency Increment Pin (Si5347 only). This pin is used to step up the output frequency of a selected DSPLL. The frequency change step size is register configurable. The DSPLL that is affected by the frequency change is determined by the DSPLLSEL[1:0] pins. See Note <sup>3</sup> . This pin is pulled low internally and can be left unconnected when not in use.	
RSVD	20	20	_	_	Reserved. These pins are connected to the die. Leave discon-	
	21	21	_	_	nected.	
	_	29	_	_		
	_	30	1	_		
	_	31	_	_		
	_	33	-	_		
	_	34	-	_		
	_	35	-	_		
	_	52	_	_		
	_	53	_	_		
	_	54		_		
	55	55	-	_		
	56	56	_	_		
	_	57		_		
	_	58				
	_	59		_		
NC	28	28	22	_	<b>No Connect.</b> These pins are not connected to the die. Leave disconnected.	

- 1. Refer to the Si5347/46 Family Reference Manual for more information on register setting names.
- **2.** I = Input, O = Output, P = Power.
- 3. The IO\_VDD\_SEL control bit (0x0943 bit 0) selects 3.3 V or 1.8 V operation.
- **4.** The voltage on the VDDS pin(s) determines 3.3 V or 1.8 V operation.



Table 17. Si5347/46 Pin Descriptions<sup>1</sup> (Continued)

Pin	Pin Number			Pin	Function	
Name	Si5347A/B	Si5347C/D	Si5346	Type <sup>2</sup>	Function	
Power						
VDD	32	32	21	Р	Core Supply Voltage. The device core operates from a 1.8 V sup-	
	46	46	32		ply. See the Si5347/46 Family Reference Manual for power supply filtering recommendations. A 0402 1 µF capacitor should be placed	
	60	60	39		very near each of these pins.	
	_	_	40			
VDDA	13	13	8	Р	Core Supply Voltage 3.3 V. This core supply pin requires a 3.3 V	
	_	_	9	Р	power source. See the Si5347/46 Family Reference Manual for power supply filtering recommendations. A 0402 1 µF capacitor should be placed very near each of these pins.	
VDDS	40	40	26	Р	Status Output Voltage. The voltage on this pin determines VOL/VOH on the Si5346 LOL_A and LOL_B outputs. On the Si5347, this pin determines VIL/VIH for the FDEC and OE1 inputs. Connect to either 3.3 V or 1.8 V. A 0.1 µF bypass capacitor should be placed very close to this pin.	
VDD00	22	22	18	Р	Output Clock Supply Voltage 0-7. Supply voltage (3.3 V, 2.5 V,	
VDDO1	29	36	23	Р	1.8 V) for OUTn, OUTn outputs. A 0.1 uF bypass capacitor should be placed very close to this pin. Leave VDDO pins of unused output	
VDDO2	33	43	29	Р	drivers unconnected. An alternate option is to connect the VDDO	
VDDO3	36	49	34	Р	pin to a power supply and disable the output driver to minimize current consumption. A 0402 1 µF capacitor should be placed very	
VDDO4	43	_	_	Р	near each of these pins.	
VDDO5	49	_	_	Р		
VDDO6	52	_	_	Р		
VDD07	57	57 — P		Р		
GND PAD	_	_	_	Р	<b>Ground Pad</b> . This pad provides connection to ground and must be connected for proper operation. Use as many vias as practical and keep the via length to an internal ground plan as short as possible.	

- 1. Refer to the Si5347/46 Family Reference Manual for more information on register setting names.
- 2. I = Input, O = Output, P = Power.
- The IO\_VDD\_SEL control bit (0x0943 bit 0) selects 3.3 V or 1.8 V operation.
   The voltage on the VDDS pin(s) determines 3.3 V or 1.8 V operation.




## 8. Ordering Guide

Ordering Part Number	Number Of DSPLLs	Number of Outputs	Output Clock Frequency Range	Package	RoHS-6, Pb-Free	Temp Range
Si5347A-B-GM <sup>1,2</sup>			0.0001 to 712.5 MHz			
Si5347B-B-GM <sup>1,2</sup>	4	8	0.0001 to 350 MHz	64-Lead 9x9 QFN	Yes	–40 to 85 °C
Si5347C-B-GM <sup>1,2</sup>		4	0.0001 to 712.5 MHz			
Si5347D-B-GM <sup>1,2</sup>			0.0001 to 350 MHz			
Si5346A-B-GM <sup>1,2</sup>	0		0.0001 to 712.5 MHz	44-Lead 7x7 QFN		
Si5346B-B-GM <sup>1,2</sup>	2	4	0.0001 to 350 MHz			
Si5347-EVB	_	_	_	Evaluation	_	_
Si5346-EVB	_	_	_	Board	_	_

#### Notes:

- 1. Add an R at the end of the device part number to denote tape and reel ordering options.
- **2.** Custom, factory pre-programmed devices are available. Ordering part numbers are assigned by the ClockBuilder Pro software. Part number format is: Si5347A-Bxxxxx-GM or Si5346A-Bxxxxx-GM, where "xxxxx" is a unique numerical sequence representing the pre-programmed configuration.

## 8.1. Ordering Part Number Fields



\*See Ordering Guide table for current product revision

\*\* 5 digits; assigned by ClockBuilder Pro



## 9. Package Outlines

## 9.1. Si5347 9x9 mm 64-QFN Package Diagram

Figure 29 illustrates the package details for the Si5347. Table 18 lists the values for the dimensions shown in the illustration.




Figure 29. 64-Pin Quad Flat No-Lead (QFN)

Min	Nom	Max				
0.80	0.85	0.90				
0.00	0.02	0.05				
0.18	0.25	0.30				
	9.00 BSC					
5.10	5.20	5.30				
0.50 BSC						
	0.80 0.00 0.18	0.80     0.85       0.00     0.02       0.18     0.25       9.00 BSC       5.10     5.20				

9.00 BSC

5.20

0.40

Table 18. Package Dimensions

## Notes:

Ε

E2

L

aaa

bbb

ccc

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

5.10

0.30

- 3. This drawing conforms to the JEDEC Solid State Outline MO-220.
- **4.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



Rev. 1.1 53

5.30

0.50

0.10

0.08

0.10

## 9.2. Si5346 7x7 mm 44-QFN Package Diagram

Figure 30 illustrates the package details for the Si5346. Table 19 lists the values for the dimensions shown in the illustration.




Figure 30. 44-Pin Quad Flat No-Lead (QFN)

Dimension	Min	Nom	Max					
Α	0.80	0.85	0.90					
A1	0.00	0.02	0.05					
b	0.18	0.25	0.30					
D		7.00 BSC						
D2	5.10	5.20	5.30					
е		0.50 BSC						
Е		7.00 BSC						
E2	5.10	5.20	5.30					
L	0.30	0.40	0.50					
aaa	_	_	0.15					
bbb	_	_	0.10					
ccc	_	_	0.08					
ddd	_	_	0.10					

**Table 19. Package Dimensions** 

#### Notes:

54

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to the JEDEC Solid State Outline MO-220.
- **4.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



### 10. PCB Land Pattern

Figure 31 illustrates the PCB land pattern details for the devices. Table 20 lists the values for the dimensions shown in the illustration. Refer to the Si5347-46 Family Reference Manual for information about thermal via recommendations.




Figure 31. PCB Land Pattern

Table 20. PCB Land Pattern Dimensions

Dimension	Si5347 (Max)	Si5346 (Max)
C1	8.90	6.90
C2	8.90	6.90
E	0.50	0.50
X1	0.30	0.30
Y1	0.85	0.85
X2	5.30	5.30
Y2	5.30	5.30

#### Notes:

#### General

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.
- 3. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition is calculated based on a fabrication Allowance of 0.05 mm.

#### Solder Mask Design

**4.** All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

#### Stencil Design

- 5. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 6. The stencil thickness should be 0.125 mm (5 mils).
- 7. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- 8. A 3x3 array of 1.25 mm square openings on 1.80 mm pitch should be used for the center ground pad.


#### **Card Assembly**

- 9. A No-Clean, Type-3 solder paste is recommended.
- 10. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



## 11. Top Marking





Line	Characters	Description
1	Si5347g- Si5346g-	Base part number and Device Grade. Si5347: Quad PLL; 64-QFN Si5346: Dual PLL; 44-QFN g = Device Grade. See section "8. Ordering Guide" for more information.  – = Dash character.
2	Rxxxxx-GM	R = Product revision. (See section "8. Ordering Guide" for current revision.)  xxxxx = Customer specific NVM sequence number. (Optional NVM code assigned for custom, factory pre-programmed devices. Characters are not included for standard, factory default configured devices). See section "8. Ordering Guide" for more information.  -GM = Package (QFN) and temperature range (–40 to +85 °C).
3	YYWWTTTTT	YYWW = Characters correspond to the year (YY) and work week (WW) of package assembly.  TTTTTT = Manufacturing trace code.
4	Circle w/ 1.6 mm (64-QFN) or 1.4 mm (44-QFN) diameter	Pin 1 indicator; left-justified
	e4 TW	Pb-free symbol; Center-Justified TW = Taiwan; Country of Origin (ISO Abbreviation)



## 12. Device Errata

Please log in or register at www.silabs.com to access the device errata document.



## **DOCUMENT CHANGE LIST**

#### Revision 0.9 to Revision 0.95

- Removed advanced product information revision history.
- Updated Ordering Guide and changed references to revision B.
- Updated parametric tables 2,3,5,6,7,8 to reflect production characterization release.
- Updated terminology to align with ClockBuilder Pro software.
- Corrected Table 3 references and specifications from "LVCMOS — DC-coupled" to "Pulsed CMOS — DC-coupled".
- Corrected Table 9: I<sup>2</sup>C data hold time specification to 100 ns from 5 µs.


#### Revision 0.95 to Revision 1.0

- Added 4-Output Si5347C and Si5347D grade devices to the data sheet.
- Corrected AC Test Configuration schematic in Tables 2 and 6.
- Corrected minimum input frequency down to 0.008 MHz in Table 3.
- Corrected XAXB VIN\_DIFF minimum input voltage swing in Table 3.
- Corrected VIN input voltage swing and split into VIN\_DIFF and VIN\_SE for differential and singleended inputs in Table 3.
- Added FINC/FDEC maximum update rates of 1 MHz in Table 4.
- Added common-mode voltage for 1.8 V sub-LVDS in Table 5.
- Added typical crosstalk spec for Si5346 in Table 5.
- Updated TSK, output-to-output skew, in Table 5.
- Updated ZO, differential output impedance for Low Power Mode in Table 5.
- Updated LVPECL VOUT maximum value in Table 5.
- Adjusted LVCMOS VOH specification in Table 6.
- Corrected tSTART, tACQ, and tRDY in Table 8.
- Updated SPI timing diagrams and specifications and removed SPI rise/fall time in Tables 10 and 11.

#### Revision 1.0 to Revision 1.1

 Corrected Si5347C/D pin list numbers in Table 17 to match the pinout.













#### Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

#### **Trademark Information**

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOmodem ®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA