SLG74190 - 1 to 19 Differential Clock Buffer

Datasheet Summary

Features

Intel DB1900Z Clock Specification Revision 1.0.
1:19 Differential Zero Delay Buffer.
PCIe Gen 2/Gen3 & Intel ® QPI.
100ps Input to Output Delay.
HCSL Output Buffer.
Configuration PLL (ZDB) and Bypass Mode.
Programmable PLL Bandwidth.
72 pin QFN package (6/6 RoHS Compliant) SLG74190 1 to 19 Differential Clock Buffer Output Summary.
19 - differential clock output pairs @ 0.7V.
8 - OE# input pins to control.

Silego

📥 Download Datasheet

Datasheet Details

Part number	SLG74190
Manufacturer	Silego
File Size	294.63 KB
Description	1 to 19 Differential Clock Buffer
Datasheet	SLG74190 Datasheet
Additional preview pages of the SLG74190 datasheet.

📁 Similar Datasheet

SLG74190 - 1 to 19 Differential Clock Buffer (Renesas)
SLG7NT128V - 1Hz Interrupt Generator (Renesas)
SLG7NT4100 - VR Enable / Discharge (Renesas)
SLG7NT41204 - Gemini Lake RVP (Renesas)
SLG7NT4180 - Logic Gates (Renesas)
SLG7NT4198V - 1Hz Interrupt Generator (Renesas)
SLG7NT4204 - GLUE LOGIC (Renesas)
SLG7NT4375 - SKLAIO (Renesas)
SLG7NT4445 - Reset IC (Renesas)
SLG7NT4503 - SEQUENCER (Renesas)

Other Datasheets by Silego

SLG74LB2G00 - DUAL 2-INPUT NAND GATE
SLG7NT128V - 1Hz Interrupt Generator
SLG7NT402V - 4A Load Switch
SLG7NT4081 - PWROK GENERATOR AND STARTUP LATCHING CIRCUIT
SLG7NT4082 - LED DRIVER
SLG7NT4083 - POWER GOOD DETECTOR
SLG7NT4084 - LED CONTROL
SLG7NT408V - 4A Integrated Power Switch

Full PDF Text Transcription

Click to expand full text

Features • Intel DB1900Z Clock Specification Revision 1.0 • 1:19 Differential Zero Delay Buffer • PCIe Gen 2/Gen3 & Intel ® QPI • 100ps Input to Output Delay • HCSL Output Buffer • Configuration PLL (ZDB) and Bypass Mode • Programmable PLL Bandwidth • 72 pin QFN package (6/6 RoHS Compliant) SLG74190 1 to 19 Differential Clock Buffer Output Summary • 19 - differential clock output pairs @ 0.

Published: Sep 15, 2018 |