Datasheet4U Logo Datasheet4U.com

SLG8SP513 - Clock Synthesizer

Description

Pin # Name 1 VSS_REF 2 XTAL_OUT 3 XTAL_IN 4 VDD_REF 5 REF/FS_C/TEST_S EL 6 SDA 7 SCL 8 PCI_0/CLKREQ_A# 9 VDD_PCI 10 PCI_1/CLKREQ_B# 11 PCI_2 12 PCI_3 13 PCI_4/SEL_LCDCL K# 14 PCIF_5/ITP_EN 15 VSS_PCI 16 VDD_48 17 USB/FS_A 18 VSS_48 19 VDD_I/O 20 SRC_0/DOT_96 21 SRC_0#/DOT_96# 22 VSS_I/O 23 VDD

Features

  • Low Power CK505 compatible clock synthesizer.
  • SLG8SP513 is a cost reduced CK505 with integrated voltage regulator for mobile.

📥 Download Datasheet

Datasheet preview – SLG8SP513

Datasheet Details

Part number SLG8SP513
Manufacturer Silego Technology
File Size 184.11 KB
Description Clock Synthesizer
Datasheet download datasheet SLG8SP513 Datasheet
Additional preview pages of the SLG8SP513 datasheet.

📁 Similar Datasheet

  • SLG88103 - Rail to Rail I/O 375 nA/Amp (Silego)
  • SLG88103 - Dual/Quad CMOS Op Amps (Renesas)
  • SLG88104 - Dual/Quad CMOS Op Amps (Silego)
  • SLG88104 - Dual/Quad CMOS Op Amps (Renesas)
  • SLG - CONDUCTIVE POLYMER ALUMINUM SOLID ELECTROLYTIC CAPACITORS (Rubycon)
  • SLG2016 - Alphanumeric Intelligent Display DEVICES (Infineon Technologies)
  • SLG3NB3331 - 32.768 kHz and MHz GreenCLK (Silego)
  • SLG3SY3952 - 1:3 Clock Buffer (Silego)
  • SLG46108 - Ultra-small Programmable Mixed-signal Matrix (Renesas)
  • SLG46110 - Programmable Mixed-Signal Matrix (Renesas)
Other Datasheets by Silego Technology

Full PDF Text Transcription

Click to expand full text
SLG8SP513 Clock Synthesizer for Intel Mobile PCI-Express Chipset Features • Low Power CK505 compatible clock synthesizer • SLG8SP513 is a cost reduced CK505 with integrated voltage regulator for mobile applications • Scalable Low Voltage VDD I/O (3.3V to 1.05V) to reduce power consumption • Low Power differential outputs with integrated series termination resistors (50 ohm resistor to GND and 33 ohm series resistor not needed) • Integrated CK_SSCD function to provide additional Spread Spectrum support for GMCH • CLK_REQ# inputs to support SRC clock power management • 64 pin QFN Package Output Summary • 2- differential CPU clock outputs @ 0.7V • 1 - selectable differential CPU/SRC clock output @ 0.7V • 1 - selectable differential DOT96/SRC clock output @ 0.
Published: |