SLG3SY3952 Datasheet PDF (1:3 Clock Buffer) | Download Silego SLG3SY3952

SLG3SY3952 - 1:3 Clock Buffer

Description

The SLG3SY3952 uses a single input 26 MHz clock source to provide three 26 MHz clock outputs.

Features

1.8 V VDD operation.
Current Consumption: 1.0 mA.
OE for 26M_A, 26M_B and 26M_C.
Supports Industrial temperature range.
Improved performance over temperature.
Smaller package and layout foot print.
10-pin STDFN: 1.0 x 2.0 x 0.55 mm, 0.4 mm pitch.
Pb-Free / Halogen-Free / RoHS compliant 10 9 8 7 SLG3SY3952 1 23 4 6 5 GND VDD MODE_OUT 26M_IN OE_26M_C 10-pin STDFN (Top View) Output Summary.
3x 26 MHz clock outputs.

Datasheet Details

Part number	SLG3SY3952
Manufacturer	Silego
File Size	109.63 KB
Description	1:3 Clock Buffer
Datasheet	SLG3SY3952 Datasheet
Additional preview pages of the SLG3SY3952 datasheet.

📁 Similar Datasheet

SLG - CONDUCTIVE POLYMER ALUMINUM SOLID ELECTROLYTIC CAPACITORS (Rubycon)

SLG2016 - Alphanumeric Intelligent Display DEVICES (Infineon Technologies)

SLG46108 - Ultra-small Programmable Mixed-signal Matrix (Renesas)

SLG46110 - Programmable Mixed-Signal Matrix (Renesas)

SLG46116 - Programmable Mixed-signal Matrix (Renesas)

SLG46117 - Programmable Mixed-signal Matrix (Renesas)

SLG46120 - Programmable Mixed Signal Array (Renesas)

SLG46140 - Programmable Mixed-signal Matrix (Renesas)

SLG46169 - Programmable Mixed-signal Matrix (Renesas)

SLG46170 - Programmable Mixed-signal Matrix (Renesas)

Full PDF Text Transcription

Click to expand full text

SLG3SY3952 1:3 Clock Buffer OE_26M_A 26M_A 26M_B OE_26M_B 26M_C General Description The SLG3SY3952 uses a single input 26 MHz clock source to provide three 26 MHz clock outputs. Pin Configuration Features • 1.8 V VDD operation • Current Consumption: 1.0 mA • OE for 26M_A, 26M_B and 26M_C • Supports Industrial temperature range • Improved performance over temperature • Smaller package and layout foot print • 10-pin STDFN: 1.0 x 2.0 x 0.55 mm, 0.4 mm pitch • Pb-Free / Halogen-Free / RoHS compliant 10 9 8 7 SLG3SY3952 1 23 4 6 5 GND VDD MODE_OUT 26M_IN OE_26M_C 10-pin STDFN (Top View) Output Summary • 3x 26 MHz clock outputs Block Diagram OE_26M_A OE_26M_B OE_26M_C VDD Power Mode Control 26M_IN Clock Buffer MHz Driver 1.

Published: Jan 8, 2019 |