Datasheet4U Logo Datasheet4U.com

LH28F128SPHTD-PTL12A - Flash Memory

Description

4 CE0, CE1, BS Truth Table 5 Memory Map 6 Identifier Codes Address 8 OTP Block Address Map 9 Bus Operation 10 Command Definitions 11 Functions of Block Lock 13 Status Register Definition 14 Extended Status Register Definition 15 STS Configuration Definition 16 PAGE 1 Electrical Specificatio

Features

  • Individual Block Lock.
  • Absolute Protection with VPEN≤VPENLK.
  • Block Erase, (Page Buffer) Program Lockout during Power Transitions.
  • Automated Erase/Program Algorithms.
  • Program Time 210µs (Typ. ).
  • Block Erase Time 1s (Typ. ).
  • Cross-Compatible Command Support.
  • Basic Command Set.
  • Common Flash Interface (CFI).
  • Extended Cycling Capability.
  • Minimum 100,000 Block Erase Cycles.
  • 56-Lead TSOP (Normal B.

📥 Download Datasheet

Other Datasheets by Sharp

Full PDF Text Transcription

Click to expand full text
PRELIMINARY PRODUCT SPECIFICATIONS ® Integrated Circuits Group LH28F128SPHTD-PTL12A Flash Memory 128M (8M × 16/16M × 8) (Model No.: LHF12P02) Spec No.: FM03Z008 Issue Date: December 19, 2003 sharp LHF12P02 Preliminary • Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company. • When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
Published: |