Datasheet4U Logo Datasheet4U.com

LH540205 - CMOS 8192 x 9 Asynchronous FIFO

General Description

The LH540205 is a FIFO (First-In, First-Out) memory device, based on fully-static CMOS dual-port SRAM technology, capable of storing up to 8192 nine-bit words.

It follows the industry-standard architecture and package pinouts for nine-bit asynchronous FIFOs.

Key Features

  • Fast Access Times: 20/25/35/50 ns.
  • Fast-Fall-Through Time Architecture Based on CMOS Dual-Port SRAM Technology.
  • Input Port and Output Port Have Entirely Independent Timing.
  • Expandable in Width and Depth.
  • Full, Half-Full, and Empty Status Flags.
  • Data Retransmission Capability.
  • TTL-Compatible I/O.
  • Pin and Functionally Compatible with Am/IDT7205.
  • Control Signals Assertive-LOW for Noise Immunity.
  • Package: 28-P.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
LH5420 256 x 36 x 2 Bidirectional FIFO Sharp
LH5424 5 mm T1 3/4 LED/ Non Diffused Super-Bright/ Hyper-Red GaAIAs-LED Siemens Semiconductor Group
LH5464 5 mm T1 3/4 LED/ Diffused Super-Bright/ Hyper-Red GaAIAs-LED Siemens Semiconductor Group
LH5493 4K x 9 Parallel to Serial FIFO Sharp
LH5497 CMOS 1K x 9 FIFO Sharp

Other Datasheets by Sharp Corporation

Part Number Description
LH540202 CMOS 1024 x 9 Asynchronous FIFO
LH540203 CMOS 2048 x 9 Asynchronous FIFO
LH540204 CMOS 4096 x 9 Asynchronous FIFO
LH540215 512 x 18 / 1024 x 18 Synchronous FIFO
LH540225 512 x 18 / 1024 x 18 Synchronous FIFO

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
LH540205 FEATURES • Fast Access Times: 20/25/35/50 ns • Fast-Fall-Through Time Architecture Based on CMOS Dual-Port SRAM Technology • Input Port and Output Port Have Entirely Independent Timing • Expandable in Width and Depth • Full, Half-Full, and Empty Status Flags • Data Retransmission Capability • TTL-Compatible I/O • Pin and Functionally Compatible with Am/IDT7205 • Control Signals Assertive-LOW for Noise Immunity • Package: 28-Pin, 300-mil PDIP CMOS 8192 × 9 Asynchronous FIFO Data words are read out from the LH540205’s output port in precisely the same order that they were written in at its input port; that is, according to a First-In, First Out (FIFO) queue discipline.