Datasheet4U Logo Datasheet4U.com

K4M51323LE-L - 4M x 32Bit x 4 Banks Mobile SDRAM in 90FBGA

General Description

The K4M51323LE is 536,870,912 bits synchronous high data rate Dynamic RAM organized as 4 x 4,196,304 words by 32 bits, fabricated with SAMSUNG’s high performance CMOS technology.

Key Features

  • 2.5V power supply.
  • LVCMOS compatible with multiplexed address.
  • Four banks operation.
  • MRS cycle with address key programs. -. CAS latency (1, 2 & 3). -. Burst length (1, 2, 4, 8 & Full page). -. Burst type (Sequential & Interleave).
  • EMRS cycle with address key programs.
  • All inputs are sampled at the positive going edge of the system clock.
  • Burst read single-bit write operation.
  • Special Function Support. -. PASR (Parti.

📥 Download Datasheet

Full PDF Text Transcription for K4M51323LE-L (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for K4M51323LE-L. For precise diagrams, and layout, please refer to the original PDF.

K4M51323LE - M(E)C/L/F 4M x 32Bit x 4 Banks Mobile SDRAM in 90FBGA FEATURES • 2.5V power supply. • LVCMOS compatible with multiplexed address. • Four banks operation. • M...

View more extracted text
VCMOS compatible with multiplexed address. • Four banks operation. • MRS cycle with address key programs. -. CAS latency (1, 2 & 3). -. Burst length (1, 2, 4, 8 & Full page). -. Burst type (Sequential & Interleave). • EMRS cycle with address key programs. • All inputs are sampled at the positive going edge of the system clock. • Burst read single-bit write operation. • Special Function Support. -. PASR (Partial Array Self Refresh). -. Internal TCSR (Temperature Compensated Self Refresh) • DQM for masking. • Auto refresh. • 64ms refresh period (8K cycle). • Commercial Temperature Operation (-25°C ~ 70°C). • 2Chips DDP 90Bal