Datasheet4U Logo Datasheet4U.com

K4S561632E-TL60 - 256Mb E-die SDRAM Specification

General Description

The K4S560432E / K4S560832E / K4S561632E is 268,435,456 bits synchronous high data rate Dynamic RAM organized as 4 x 16,785,216 / 4 x 8,392,608 / 4 x 4,196,304 words by 4bits, fabricated with SAMSUNG's high performance CMOS technology.

Key Features

  • JEDEC standard 3.3V power supply.
  • LVTTL compatible with multiplexed address.
  • Four banks operation.
  • MRS cycle with address key programs -. CAS latency (2 & 3) -. Burst length (1, 2, 4, 8 & Full page) -. Burst type (Sequential & Interleave).
  • All inputs are sampled at the positive going edge of the system clock.
  • Burst read single-bit write operation.
  • DQM (x4,x8) & L(U)DQM (x16) for masking.
  • Auto & self refresh.
  • 64ms.

📥 Download Datasheet

Full PDF Text Transcription for K4S561632E-TL60 (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for K4S561632E-TL60. For precise diagrams, and layout, please refer to the original PDF.

SDRAM 256Mb E-die (x4, x8, x16) CMOS SDRAM 256Mb E-die SDRAM Specification Revision 1.3 September. 2003 * Samsung Electronics reserves the right to change products or spe...

View more extracted text
003 * Samsung Electronics reserves the right to change products or specification without notice. Rev. 1.3 September. 2003 SDRAM 256Mb E-die (x4, x8, x16) Revision History Revision 1.0 (May. 2003) - First release. Revision 1.1 (June. 2003) - Correct Typo Revision 1.2 (June. 2003) - Added 166MHz speed bin in x16 Revision 1.3 (September. 2003) - Corrected typo in ordering information. CMOS SDRAM Rev. 1.3 September. 2003 SDRAM 256Mb E-die (x4, x8, x16) CMOS SDRAM 16M x 4Bit x 4 Banks / 8M x 8Bit x 4 Banks / 4M x 16Bit x 4 Banks SDRAM FEATURES • JEDEC standard 3.3V power supply • LVTTL compatible with multiplexed address • Four