K4S561632A - 256Mbit SDRAM 4M x 16bit x 4 Banks Synchronous DRAM LVTTL
Samsung Semiconductor
General Description
The K4S561632A is 268,435,456 bits synchronous high data rate Dynamic RAM organized as 4 x 4,196,304 words by 16 bits, fabricated with SAMSUNG's high performance CMOS technology.
Key Features
JEDEC standard 3.3V power supply.
LVTTL compatible with multiplexed address.
Four banks operation.
MRS cycle with address key programs -. CAS latency (2 & 3) -. Burst length (1, 2, 4, 8 & Full page) -. Burst type (Sequential & Interleave).
All inputs are sampled at the positive going edge of the system clock.
Full PDF Text Transcription for K4S561632A (Reference)
Note: Below is a high-fidelity text extraction (approx. 800 characters) for
K4S561632A. For precise diagrams, and layout, please refer to the original PDF.
K4S561632A CMOS SDRAM 256Mbit SDRAM 4M x 16bit x 4 Banks Synchronous DRAM LVTTL Revision 0.0 Sep. 1999 * Samsung Electronics reserves the right to change products or spec...
View more extracted text
99 * Samsung Electronics reserves the right to change products or specification without notice. Rev. 0.0 Sep. 1999 K4S561632A 4M x 16Bit x 4 Banks Synchronous DRAM FEATURES • JEDEC standard 3.3V power supply • LVTTL compatible with multiplexed address • Four banks operation • MRS cycle with address key programs -. CAS latency (2 & 3) -. Burst length (1, 2, 4, 8 & Full page) -. Burst type (Sequential & Interleave) • All inputs are sampled at the positive going edge of the system clock.